)]}'
{
  "id": "b38145246173b51e1a53141fb215432f30edcf95",
  "repo": "arm/gem5",
  "revision": "199ff5e67770592ee9cbb941db8e8ea740dc1084",
  "path": "src/mem/protocol/MOESI_AMD_Base.slicc"
}
