Sign in
gem5
/
arm
/
linux
/
132d358b183ac6ad8b3fea32ad5e0663456d18d1
/
drivers
/
clk
/
mediatek
/
clk-pll.c
e986211
clk: mediatek: Add MT2701 clock support
by Shunli Wang
· 8 years ago
928f3bf
clk: mediatek: remove __init from clk registration functions
by James Liao
· 9 years ago
cdb2bab
clk: mediatek: Add USB clock support in MT8173 APMIXEDSYS
by James Liao
· 10 years ago
75ce0cd
clk: mediatek: Add MT8173 MMPLL change rate support
by James Liao
· 10 years ago
196de71
clk: mediatek: Fix calculation of PLL rate settings
by James Liao
· 10 years ago
b3be457
clk: mediatek: Fix PLL registers setting flow
by James Liao
· 10 years ago
95f5898
clk: mediatek: Initialize clk_init_data
by Ricky Liang
· 10 years ago
9741b1a
clk: mediatek: Add initial common clock support for Mediatek SoCs.
by James Liao
· 10 years ago