Google Git
Sign in
gem5 / arm / linux / d809560b36a7ed31fbaf3719fdf79ddcbd30950b / drivers / clk / pistachio
  1. 17bfa3f clk: pistachio: Add sanity checks on PLL configuration by Kevin Cernekee · 10 years ago
  2. e0b7a79 clk: pistachio: Lock the PLL when enabled upon rate change by Ezequiel Garcia · 10 years ago
  3. 4f4adfb clk: pistachio: Add a pll_lock() helper for clarity by Ezequiel Garcia · 10 years ago
  4. a47eb35 CLK: Pistachio: Register external clock gates by Andrew Bresticker · 10 years ago
  5. 8cb94af CLK: Pistachio: Register system interface gate clocks by Andrew Bresticker · 10 years ago
  6. 44960ab CLK: Pistachio: Register peripheral clocks by Andrew Bresticker · 10 years ago
  7. b35d7c3 CLK: Pistachio: Register core clocks by Andrew Bresticker · 10 years ago
  8. 43049b0 CLK: Pistachio: Add PLL driver by Andrew Bresticker · 10 years ago
  9. 8e4b772 CLK: Add basic infrastructure for Pistachio clocks by Andrew Bresticker · 10 years ago