| |
| ---------- Begin Simulation Statistics ---------- |
| sim_seconds 0.000023 |
| sim_ticks 22516500 |
| final_tick 22516500 |
| sim_freq 1000000000000 |
| host_inst_rate 26720 |
| host_op_rate 48405 |
| host_tick_rate 111808950 |
| host_mem_usage 281880 |
| host_seconds 0.20 |
| sim_insts 5380 |
| sim_ops 9747 |
| system.voltage_domain.voltage 1 |
| system.clk_domain.clock 1000 |
| system.physmem.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.physmem.bytes_read::cpu.inst 17728 |
| system.physmem.bytes_read::cpu.data 8960 |
| system.physmem.bytes_read::total 26688 |
| system.physmem.bytes_inst_read::cpu.inst 17728 |
| system.physmem.bytes_inst_read::total 17728 |
| system.physmem.num_reads::cpu.inst 277 |
| system.physmem.num_reads::cpu.data 140 |
| system.physmem.num_reads::total 417 |
| system.physmem.bw_read::cpu.inst 787333733 |
| system.physmem.bw_read::cpu.data 397930407 |
| system.physmem.bw_read::total 1185264140 |
| system.physmem.bw_inst_read::cpu.inst 787333733 |
| system.physmem.bw_inst_read::total 787333733 |
| system.physmem.bw_total::cpu.inst 787333733 |
| system.physmem.bw_total::cpu.data 397930407 |
| system.physmem.bw_total::total 1185264140 |
| system.physmem.readReqs 417 |
| system.physmem.writeReqs 0 |
| system.physmem.readBursts 417 |
| system.physmem.writeBursts 0 |
| system.physmem.bytesReadDRAM 26688 |
| system.physmem.bytesReadWrQ 0 |
| system.physmem.bytesWritten 0 |
| system.physmem.bytesReadSys 26688 |
| system.physmem.bytesWrittenSys 0 |
| system.physmem.servicedByWrQ 0 |
| system.physmem.mergedWrBursts 0 |
| system.physmem.neitherReadNorWriteReqs 0 |
| system.physmem.perBankRdBursts::0 31 |
| system.physmem.perBankRdBursts::1 1 |
| system.physmem.perBankRdBursts::2 5 |
| system.physmem.perBankRdBursts::3 8 |
| system.physmem.perBankRdBursts::4 51 |
| system.physmem.perBankRdBursts::5 44 |
| system.physmem.perBankRdBursts::6 21 |
| system.physmem.perBankRdBursts::7 36 |
| system.physmem.perBankRdBursts::8 24 |
| system.physmem.perBankRdBursts::9 71 |
| system.physmem.perBankRdBursts::10 64 |
| system.physmem.perBankRdBursts::11 16 |
| system.physmem.perBankRdBursts::12 2 |
| system.physmem.perBankRdBursts::13 20 |
| system.physmem.perBankRdBursts::14 6 |
| system.physmem.perBankRdBursts::15 17 |
| system.physmem.perBankWrBursts::0 0 |
| system.physmem.perBankWrBursts::1 0 |
| system.physmem.perBankWrBursts::2 0 |
| system.physmem.perBankWrBursts::3 0 |
| system.physmem.perBankWrBursts::4 0 |
| system.physmem.perBankWrBursts::5 0 |
| system.physmem.perBankWrBursts::6 0 |
| system.physmem.perBankWrBursts::7 0 |
| system.physmem.perBankWrBursts::8 0 |
| system.physmem.perBankWrBursts::9 0 |
| system.physmem.perBankWrBursts::10 0 |
| system.physmem.perBankWrBursts::11 0 |
| system.physmem.perBankWrBursts::12 0 |
| system.physmem.perBankWrBursts::13 0 |
| system.physmem.perBankWrBursts::14 0 |
| system.physmem.perBankWrBursts::15 0 |
| system.physmem.numRdRetry 0 |
| system.physmem.numWrRetry 0 |
| system.physmem.totGap 22387500 |
| system.physmem.readPktSize::0 0 |
| system.physmem.readPktSize::1 0 |
| system.physmem.readPktSize::2 0 |
| system.physmem.readPktSize::3 0 |
| system.physmem.readPktSize::4 0 |
| system.physmem.readPktSize::5 0 |
| system.physmem.readPktSize::6 417 |
| system.physmem.writePktSize::0 0 |
| system.physmem.writePktSize::1 0 |
| system.physmem.writePktSize::2 0 |
| system.physmem.writePktSize::3 0 |
| system.physmem.writePktSize::4 0 |
| system.physmem.writePktSize::5 0 |
| system.physmem.writePktSize::6 0 |
| system.physmem.rdQLenPdf::0 242 |
| system.physmem.rdQLenPdf::1 128 |
| system.physmem.rdQLenPdf::2 37 |
| system.physmem.rdQLenPdf::3 9 |
| system.physmem.rdQLenPdf::4 1 |
| system.physmem.rdQLenPdf::5 0 |
| system.physmem.rdQLenPdf::6 0 |
| system.physmem.rdQLenPdf::7 0 |
| system.physmem.rdQLenPdf::8 0 |
| system.physmem.rdQLenPdf::9 0 |
| system.physmem.rdQLenPdf::10 0 |
| system.physmem.rdQLenPdf::11 0 |
| system.physmem.rdQLenPdf::12 0 |
| system.physmem.rdQLenPdf::13 0 |
| system.physmem.rdQLenPdf::14 0 |
| system.physmem.rdQLenPdf::15 0 |
| system.physmem.rdQLenPdf::16 0 |
| system.physmem.rdQLenPdf::17 0 |
| system.physmem.rdQLenPdf::18 0 |
| system.physmem.rdQLenPdf::19 0 |
| system.physmem.rdQLenPdf::20 0 |
| system.physmem.rdQLenPdf::21 0 |
| system.physmem.rdQLenPdf::22 0 |
| system.physmem.rdQLenPdf::23 0 |
| system.physmem.rdQLenPdf::24 0 |
| system.physmem.rdQLenPdf::25 0 |
| system.physmem.rdQLenPdf::26 0 |
| system.physmem.rdQLenPdf::27 0 |
| system.physmem.rdQLenPdf::28 0 |
| system.physmem.rdQLenPdf::29 0 |
| system.physmem.rdQLenPdf::30 0 |
| system.physmem.rdQLenPdf::31 0 |
| system.physmem.wrQLenPdf::0 0 |
| system.physmem.wrQLenPdf::1 0 |
| system.physmem.wrQLenPdf::2 0 |
| system.physmem.wrQLenPdf::3 0 |
| system.physmem.wrQLenPdf::4 0 |
| system.physmem.wrQLenPdf::5 0 |
| system.physmem.wrQLenPdf::6 0 |
| system.physmem.wrQLenPdf::7 0 |
| system.physmem.wrQLenPdf::8 0 |
| system.physmem.wrQLenPdf::9 0 |
| system.physmem.wrQLenPdf::10 0 |
| system.physmem.wrQLenPdf::11 0 |
| system.physmem.wrQLenPdf::12 0 |
| system.physmem.wrQLenPdf::13 0 |
| system.physmem.wrQLenPdf::14 0 |
| system.physmem.wrQLenPdf::15 0 |
| system.physmem.wrQLenPdf::16 0 |
| system.physmem.wrQLenPdf::17 0 |
| system.physmem.wrQLenPdf::18 0 |
| system.physmem.wrQLenPdf::19 0 |
| system.physmem.wrQLenPdf::20 0 |
| system.physmem.wrQLenPdf::21 0 |
| system.physmem.wrQLenPdf::22 0 |
| system.physmem.wrQLenPdf::23 0 |
| system.physmem.wrQLenPdf::24 0 |
| system.physmem.wrQLenPdf::25 0 |
| system.physmem.wrQLenPdf::26 0 |
| system.physmem.wrQLenPdf::27 0 |
| system.physmem.wrQLenPdf::28 0 |
| system.physmem.wrQLenPdf::29 0 |
| system.physmem.wrQLenPdf::30 0 |
| system.physmem.wrQLenPdf::31 0 |
| system.physmem.wrQLenPdf::32 0 |
| system.physmem.wrQLenPdf::33 0 |
| system.physmem.wrQLenPdf::34 0 |
| system.physmem.wrQLenPdf::35 0 |
| system.physmem.wrQLenPdf::36 0 |
| system.physmem.wrQLenPdf::37 0 |
| system.physmem.wrQLenPdf::38 0 |
| system.physmem.wrQLenPdf::39 0 |
| system.physmem.wrQLenPdf::40 0 |
| system.physmem.wrQLenPdf::41 0 |
| system.physmem.wrQLenPdf::42 0 |
| system.physmem.wrQLenPdf::43 0 |
| system.physmem.wrQLenPdf::44 0 |
| system.physmem.wrQLenPdf::45 0 |
| system.physmem.wrQLenPdf::46 0 |
| system.physmem.wrQLenPdf::47 0 |
| system.physmem.wrQLenPdf::48 0 |
| system.physmem.wrQLenPdf::49 0 |
| system.physmem.wrQLenPdf::50 0 |
| system.physmem.wrQLenPdf::51 0 |
| system.physmem.wrQLenPdf::52 0 |
| system.physmem.wrQLenPdf::53 0 |
| system.physmem.wrQLenPdf::54 0 |
| system.physmem.wrQLenPdf::55 0 |
| system.physmem.wrQLenPdf::56 0 |
| system.physmem.wrQLenPdf::57 0 |
| system.physmem.wrQLenPdf::58 0 |
| system.physmem.wrQLenPdf::59 0 |
| system.physmem.wrQLenPdf::60 0 |
| system.physmem.wrQLenPdf::61 0 |
| system.physmem.wrQLenPdf::62 0 |
| system.physmem.wrQLenPdf::63 0 |
| system.physmem.bytesPerActivate::samples 98 |
| system.physmem.bytesPerActivate::mean 239.673469 |
| system.physmem.bytesPerActivate::gmean 154.283411 |
| system.physmem.bytesPerActivate::stdev 255.721287 |
| system.physmem.bytesPerActivate::0-127 41 41.84% 41.84% |
| system.physmem.bytesPerActivate::128-255 22 22.45% 64.29% |
| system.physmem.bytesPerActivate::256-383 16 16.33% 80.61% |
| system.physmem.bytesPerActivate::384-511 7 7.14% 87.76% |
| system.physmem.bytesPerActivate::512-639 1 1.02% 88.78% |
| system.physmem.bytesPerActivate::640-767 3 3.06% 91.84% |
| system.physmem.bytesPerActivate::768-895 2 2.04% 93.88% |
| system.physmem.bytesPerActivate::896-1023 2 2.04% 95.92% |
| system.physmem.bytesPerActivate::1024-1151 4 4.08% 100.00% |
| system.physmem.bytesPerActivate::total 98 |
| system.physmem.totQLat 6651000 |
| system.physmem.totMemAccLat 14469750 |
| system.physmem.totBusLat 2085000 |
| system.physmem.avgQLat 15949.64 |
| system.physmem.avgBusLat 5000.00 |
| system.physmem.avgMemAccLat 34699.64 |
| system.physmem.avgRdBW 1185.26 |
| system.physmem.avgWrBW 0.00 |
| system.physmem.avgRdBWSys 1185.26 |
| system.physmem.avgWrBWSys 0.00 |
| system.physmem.peakBW 12800.00 |
| system.physmem.busUtil 9.26 |
| system.physmem.busUtilRead 9.26 |
| system.physmem.busUtilWrite 0.00 |
| system.physmem.avgRdQLen 1.67 |
| system.physmem.avgWrQLen 0.00 |
| system.physmem.readRowHits 307 |
| system.physmem.writeRowHits 0 |
| system.physmem.readRowHitRate 73.62 |
| system.physmem.writeRowHitRate nan |
| system.physmem.avgGap 53687.05 |
| system.physmem.pageHitRate 73.62 |
| system.physmem_0.actEnergy 307020 |
| system.physmem_0.preEnergy 140415 |
| system.physmem_0.readEnergy 1406580 |
| system.physmem_0.writeEnergy 0 |
| system.physmem_0.refreshEnergy 1229280.000000 |
| system.physmem_0.actBackEnergy 2488050 |
| system.physmem_0.preBackEnergy 28320 |
| system.physmem_0.actPowerDownEnergy 7581570 |
| system.physmem_0.prePowerDownEnergy 138720 |
| system.physmem_0.selfRefreshEnergy 0 |
| system.physmem_0.totalEnergy 13319955 |
| system.physmem_0.averagePower 591.537915 |
| system.physmem_0.totalIdleTime 16888750 |
| system.physmem_0.memoryStateTime::IDLE 17500 |
| system.physmem_0.memoryStateTime::REF 520000 |
| system.physmem_0.memoryStateTime::SREF 0 |
| system.physmem_0.memoryStateTime::PRE_PDN 361000 |
| system.physmem_0.memoryStateTime::ACT 4997500 |
| system.physmem_0.memoryStateTime::ACT_PDN 16620500 |
| system.physmem_1.actEnergy 478380 |
| system.physmem_1.preEnergy 231495 |
| system.physmem_1.readEnergy 1570800 |
| system.physmem_1.writeEnergy 0 |
| system.physmem_1.refreshEnergy 1229280.000000 |
| system.physmem_1.actBackEnergy 2961150 |
| system.physmem_1.preBackEnergy 80160 |
| system.physmem_1.actPowerDownEnergy 7211640 |
| system.physmem_1.prePowerDownEnergy 0 |
| system.physmem_1.selfRefreshEnergy 0 |
| system.physmem_1.totalEnergy 13762905 |
| system.physmem_1.averagePower 611.209282 |
| system.physmem_1.totalIdleTime 15691750 |
| system.physmem_1.memoryStateTime::IDLE 103000 |
| system.physmem_1.memoryStateTime::REF 520000 |
| system.physmem_1.memoryStateTime::SREF 0 |
| system.physmem_1.memoryStateTime::PRE_PDN 0 |
| system.physmem_1.memoryStateTime::ACT 6065500 |
| system.physmem_1.memoryStateTime::ACT_PDN 15828000 |
| system.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.branchPred.lookups 3542 |
| system.cpu.branchPred.condPredicted 3542 |
| system.cpu.branchPred.condIncorrect 576 |
| system.cpu.branchPred.BTBLookups 3006 |
| system.cpu.branchPred.BTBHits 0 |
| system.cpu.branchPred.BTBCorrect 0 |
| system.cpu.branchPred.BTBHitPct 0.000000 |
| system.cpu.branchPred.usedRAS 386 |
| system.cpu.branchPred.RASInCorrect 97 |
| system.cpu.branchPred.indirectLookups 3006 |
| system.cpu.branchPred.indirectHits 514 |
| system.cpu.branchPred.indirectMisses 2492 |
| system.cpu.branchPredindirectMispredicted 416 |
| system.cpu_clk_domain.clock 500 |
| system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.apic_clk_domain.clock 8000 |
| system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.workload.numSyscalls 11 |
| system.cpu.pwrStateResidencyTicks::ON 22516500 |
| system.cpu.numCycles 45034 |
| system.cpu.numWorkItemsStarted 0 |
| system.cpu.numWorkItemsCompleted 0 |
| system.cpu.fetch.icacheStallCycles 12047 |
| system.cpu.fetch.Insts 16169 |
| system.cpu.fetch.Branches 3542 |
| system.cpu.fetch.predictedBranches 900 |
| system.cpu.fetch.Cycles 10333 |
| system.cpu.fetch.SquashCycles 1320 |
| system.cpu.fetch.MiscStallCycles 74 |
| system.cpu.fetch.PendingTrapStallCycles 1582 |
| system.cpu.fetch.PendingQuiesceStallCycles 15 |
| system.cpu.fetch.IcacheWaitRetryStallCycles 26 |
| system.cpu.fetch.CacheLines 2077 |
| system.cpu.fetch.IcacheSquashes 274 |
| system.cpu.fetch.rateDist::samples 24737 |
| system.cpu.fetch.rateDist::mean 1.175931 |
| system.cpu.fetch.rateDist::stdev 2.701309 |
| system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% |
| system.cpu.fetch.rateDist::0 20389 82.42% 82.42% |
| system.cpu.fetch.rateDist::1 178 0.72% 83.14% |
| system.cpu.fetch.rateDist::2 168 0.68% 83.82% |
| system.cpu.fetch.rateDist::3 246 0.99% 84.82% |
| system.cpu.fetch.rateDist::4 215 0.87% 85.69% |
| system.cpu.fetch.rateDist::5 220 0.89% 86.57% |
| system.cpu.fetch.rateDist::6 262 1.06% 87.63% |
| system.cpu.fetch.rateDist::7 167 0.68% 88.31% |
| system.cpu.fetch.rateDist::8 2892 11.69% 100.00% |
| system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% |
| system.cpu.fetch.rateDist::min_value 0 |
| system.cpu.fetch.rateDist::max_value 8 |
| system.cpu.fetch.rateDist::total 24737 |
| system.cpu.fetch.branchRate 0.078652 |
| system.cpu.fetch.rate 0.359040 |
| system.cpu.decode.IdleCycles 12032 |
| system.cpu.decode.BlockedCycles 8141 |
| system.cpu.decode.RunCycles 3437 |
| system.cpu.decode.UnblockCycles 467 |
| system.cpu.decode.SquashCycles 660 |
| system.cpu.decode.DecodedInsts 26977 |
| system.cpu.rename.SquashCycles 660 |
| system.cpu.rename.IdleCycles 12302 |
| system.cpu.rename.BlockCycles 2135 |
| system.cpu.rename.serializeStallCycles 1085 |
| system.cpu.rename.RunCycles 3589 |
| system.cpu.rename.UnblockCycles 4966 |
| system.cpu.rename.RenamedInsts 25351 |
| system.cpu.rename.ROBFullEvents 14 |
| system.cpu.rename.IQFullEvents 77 |
| system.cpu.rename.SQFullEvents 4831 |
| system.cpu.rename.RenamedOperands 28444 |
| system.cpu.rename.RenameLookups 61768 |
| system.cpu.rename.int_rename_lookups 35524 |
| system.cpu.rename.fp_rename_lookups 4 |
| system.cpu.rename.CommittedMaps 11063 |
| system.cpu.rename.UndoneMaps 17381 |
| system.cpu.rename.serializingInsts 24 |
| system.cpu.rename.tempSerializingInsts 24 |
| system.cpu.rename.skidInsts 1430 |
| system.cpu.memDep0.insertedLoads 2685 |
| system.cpu.memDep0.insertedStores 1593 |
| system.cpu.memDep0.conflictingLoads 14 |
| system.cpu.memDep0.conflictingStores 8 |
| system.cpu.iq.iqInstsAdded 22118 |
| system.cpu.iq.iqNonSpecInstsAdded 22 |
| system.cpu.iq.iqInstsIssued 18234 |
| system.cpu.iq.iqSquashedInstsIssued 157 |
| system.cpu.iq.iqSquashedInstsExamined 12392 |
| system.cpu.iq.iqSquashedOperandsExamined 17118 |
| system.cpu.iq.iqSquashedNonSpecRemoved 10 |
| system.cpu.iq.issued_per_cycle::samples 24737 |
| system.cpu.iq.issued_per_cycle::mean 0.737114 |
| system.cpu.iq.issued_per_cycle::stdev 1.712019 |
| system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% |
| system.cpu.iq.issued_per_cycle::0 19548 79.02% 79.02% |
| system.cpu.iq.issued_per_cycle::1 1204 4.87% 83.89% |
| system.cpu.iq.issued_per_cycle::2 865 3.50% 87.39% |
| system.cpu.iq.issued_per_cycle::3 579 2.34% 89.73% |
| system.cpu.iq.issued_per_cycle::4 831 3.36% 93.09% |
| system.cpu.iq.issued_per_cycle::5 615 2.49% 95.57% |
| system.cpu.iq.issued_per_cycle::6 628 2.54% 98.11% |
| system.cpu.iq.issued_per_cycle::7 340 1.37% 99.49% |
| system.cpu.iq.issued_per_cycle::8 127 0.51% 100.00% |
| system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% |
| system.cpu.iq.issued_per_cycle::min_value 0 |
| system.cpu.iq.issued_per_cycle::max_value 8 |
| system.cpu.iq.issued_per_cycle::total 24737 |
| system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% |
| system.cpu.iq.fu_full::IntAlu 218 79.85% 79.85% |
| system.cpu.iq.fu_full::IntMult 0 0.00% 79.85% |
| system.cpu.iq.fu_full::IntDiv 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatAdd 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatCmp 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatCvt 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatMult 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatDiv 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatMisc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::FloatSqrt 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdAdd 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdAlu 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdCmp 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdCvt 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdMisc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdMult 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdShift 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdSqrt 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 79.85% |
| system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 79.85% |
| system.cpu.iq.fu_full::MemRead 40 14.65% 94.51% |
| system.cpu.iq.fu_full::MemWrite 15 5.49% 100.00% |
| system.cpu.iq.fu_full::FloatMemRead 0 0.00% 100.00% |
| system.cpu.iq.fu_full::FloatMemWrite 0 0.00% 100.00% |
| system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% |
| system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::No_OpClass 2 0.01% 0.01% |
| system.cpu.iq.FU_type_0::IntAlu 14605 80.10% 80.11% |
| system.cpu.iq.FU_type_0::IntMult 6 0.03% 80.14% |
| system.cpu.iq.FU_type_0::IntDiv 7 0.04% 80.18% |
| system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::FloatMult 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdMult 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdShift 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.18% |
| system.cpu.iq.FU_type_0::MemRead 2269 12.44% 92.62% |
| system.cpu.iq.FU_type_0::MemWrite 1341 7.35% 99.98% |
| system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.98% |
| system.cpu.iq.FU_type_0::FloatMemWrite 4 0.02% 100.00% |
| system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::total 18234 |
| system.cpu.iq.rate 0.404894 |
| system.cpu.iq.fu_busy_cnt 273 |
| system.cpu.iq.fu_busy_rate 0.014972 |
| system.cpu.iq.int_inst_queue_reads 61627 |
| system.cpu.iq.int_inst_queue_writes 34537 |
| system.cpu.iq.int_inst_queue_wakeup_accesses 16576 |
| system.cpu.iq.fp_inst_queue_reads 8 |
| system.cpu.iq.fp_inst_queue_writes 8 |
| system.cpu.iq.fp_inst_queue_wakeup_accesses 4 |
| system.cpu.iq.int_alu_accesses 18501 |
| system.cpu.iq.fp_alu_accesses 4 |
| system.cpu.iew.lsq.thread0.forwLoads 199 |
| system.cpu.iew.lsq.thread0.invAddrLoads 0 |
| system.cpu.iew.lsq.thread0.squashedLoads 1632 |
| system.cpu.iew.lsq.thread0.ignoredResponses 11 |
| system.cpu.iew.lsq.thread0.memOrderViolation 13 |
| system.cpu.iew.lsq.thread0.squashedStores 658 |
| system.cpu.iew.lsq.thread0.invAddrSwpfs 0 |
| system.cpu.iew.lsq.thread0.blockedLoads 0 |
| system.cpu.iew.lsq.thread0.rescheduledLoads 0 |
| system.cpu.iew.lsq.thread0.cacheBlocked 3 |
| system.cpu.iew.iewIdleCycles 0 |
| system.cpu.iew.iewSquashCycles 660 |
| system.cpu.iew.iewBlockCycles 1518 |
| system.cpu.iew.iewUnblockCycles 153 |
| system.cpu.iew.iewDispatchedInsts 22140 |
| system.cpu.iew.iewDispSquashedInsts 9 |
| system.cpu.iew.iewDispLoadInsts 2685 |
| system.cpu.iew.iewDispStoreInsts 1593 |
| system.cpu.iew.iewDispNonSpecInsts 22 |
| system.cpu.iew.iewIQFullEvents 0 |
| system.cpu.iew.iewLSQFullEvents 152 |
| system.cpu.iew.memOrderViolationEvents 13 |
| system.cpu.iew.predictedTakenIncorrect 127 |
| system.cpu.iew.predictedNotTakenIncorrect 676 |
| system.cpu.iew.branchMispredicts 803 |
| system.cpu.iew.iewExecutedInsts 17166 |
| system.cpu.iew.iewExecLoadInsts 2051 |
| system.cpu.iew.iewExecSquashedInsts 1068 |
| system.cpu.iew.exec_swp 0 |
| system.cpu.iew.exec_nop 0 |
| system.cpu.iew.exec_refs 3303 |
| system.cpu.iew.exec_branches 1740 |
| system.cpu.iew.exec_stores 1252 |
| system.cpu.iew.exec_rate 0.381179 |
| system.cpu.iew.wb_sent 16892 |
| system.cpu.iew.wb_count 16580 |
| system.cpu.iew.wb_producers 11141 |
| system.cpu.iew.wb_consumers 17351 |
| system.cpu.iew.wb_rate 0.368166 |
| system.cpu.iew.wb_fanout 0.642096 |
| system.cpu.commit.commitSquashedInsts 12392 |
| system.cpu.commit.commitNonSpecStalls 12 |
| system.cpu.commit.branchMispredicts 648 |
| system.cpu.commit.committed_per_cycle::samples 22647 |
| system.cpu.commit.committed_per_cycle::mean 0.430388 |
| system.cpu.commit.committed_per_cycle::stdev 1.314193 |
| system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% |
| system.cpu.commit.committed_per_cycle::0 19392 85.63% 85.63% |
| system.cpu.commit.committed_per_cycle::1 1011 4.46% 90.09% |
| system.cpu.commit.committed_per_cycle::2 560 2.47% 92.56% |
| system.cpu.commit.committed_per_cycle::3 726 3.21% 95.77% |
| system.cpu.commit.committed_per_cycle::4 383 1.69% 97.46% |
| system.cpu.commit.committed_per_cycle::5 128 0.57% 98.03% |
| system.cpu.commit.committed_per_cycle::6 118 0.52% 98.55% |
| system.cpu.commit.committed_per_cycle::7 74 0.33% 98.87% |
| system.cpu.commit.committed_per_cycle::8 255 1.13% 100.00% |
| system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% |
| system.cpu.commit.committed_per_cycle::min_value 0 |
| system.cpu.commit.committed_per_cycle::max_value 8 |
| system.cpu.commit.committed_per_cycle::total 22647 |
| system.cpu.commit.committedInsts 5380 |
| system.cpu.commit.committedOps 9747 |
| system.cpu.commit.swp_count 0 |
| system.cpu.commit.refs 1988 |
| system.cpu.commit.loads 1053 |
| system.cpu.commit.membars 0 |
| system.cpu.commit.branches 1208 |
| system.cpu.commit.fp_insts 0 |
| system.cpu.commit.int_insts 9653 |
| system.cpu.commit.function_calls 106 |
| system.cpu.commit.op_class_0::No_OpClass 1 0.01% 0.01% |
| system.cpu.commit.op_class_0::IntAlu 7748 79.49% 79.50% |
| system.cpu.commit.op_class_0::IntMult 3 0.03% 79.53% |
| system.cpu.commit.op_class_0::IntDiv 7 0.07% 79.60% |
| system.cpu.commit.op_class_0::FloatAdd 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::FloatCmp 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::FloatCvt 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::FloatMult 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::FloatDiv 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::FloatMisc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdAdd 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdAlu 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdCmp 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdCvt 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdMisc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdMult 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdShift 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 79.60% |
| system.cpu.commit.op_class_0::MemRead 1053 10.80% 90.41% |
| system.cpu.commit.op_class_0::MemWrite 935 9.59% 100.00% |
| system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::total 9747 |
| system.cpu.commit.bw_lim_events 255 |
| system.cpu.rob.rob_reads 44531 |
| system.cpu.rob.rob_writes 46400 |
| system.cpu.timesIdled 157 |
| system.cpu.idleCycles 20297 |
| system.cpu.committedInsts 5380 |
| system.cpu.committedOps 9747 |
| system.cpu.cpi 8.370632 |
| system.cpu.cpi_total 8.370632 |
| system.cpu.ipc 0.119465 |
| system.cpu.ipc_total 0.119465 |
| system.cpu.int_regfile_reads 21947 |
| system.cpu.int_regfile_writes 13377 |
| system.cpu.fp_regfile_reads 4 |
| system.cpu.cc_regfile_reads 8355 |
| system.cpu.cc_regfile_writes 5130 |
| system.cpu.misc_regfile_reads 7644 |
| system.cpu.misc_regfile_writes 1 |
| system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.dcache.tags.replacements 0 |
| system.cpu.dcache.tags.tagsinuse 81.908470 |
| system.cpu.dcache.tags.total_refs 2549 |
| system.cpu.dcache.tags.sampled_refs 140 |
| system.cpu.dcache.tags.avg_refs 18.207143 |
| system.cpu.dcache.tags.warmup_cycle 0 |
| system.cpu.dcache.tags.occ_blocks::cpu.data 81.908470 |
| system.cpu.dcache.tags.occ_percent::cpu.data 0.019997 |
| system.cpu.dcache.tags.occ_percent::total 0.019997 |
| system.cpu.dcache.tags.occ_task_id_blocks::1024 140 |
| system.cpu.dcache.tags.age_task_id_blocks_1024::0 45 |
| system.cpu.dcache.tags.age_task_id_blocks_1024::1 95 |
| system.cpu.dcache.tags.occ_task_id_percent::1024 0.034180 |
| system.cpu.dcache.tags.tag_accesses 5608 |
| system.cpu.dcache.tags.data_accesses 5608 |
| system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.dcache.ReadReq_hits::cpu.data 1687 |
| system.cpu.dcache.ReadReq_hits::total 1687 |
| system.cpu.dcache.WriteReq_hits::cpu.data 862 |
| system.cpu.dcache.WriteReq_hits::total 862 |
| system.cpu.dcache.demand_hits::cpu.data 2549 |
| system.cpu.dcache.demand_hits::total 2549 |
| system.cpu.dcache.overall_hits::cpu.data 2549 |
| system.cpu.dcache.overall_hits::total 2549 |
| system.cpu.dcache.ReadReq_misses::cpu.data 112 |
| system.cpu.dcache.ReadReq_misses::total 112 |
| system.cpu.dcache.WriteReq_misses::cpu.data 73 |
| system.cpu.dcache.WriteReq_misses::total 73 |
| system.cpu.dcache.demand_misses::cpu.data 185 |
| system.cpu.dcache.demand_misses::total 185 |
| system.cpu.dcache.overall_misses::cpu.data 185 |
| system.cpu.dcache.overall_misses::total 185 |
| system.cpu.dcache.ReadReq_miss_latency::cpu.data 9812000 |
| system.cpu.dcache.ReadReq_miss_latency::total 9812000 |
| system.cpu.dcache.WriteReq_miss_latency::cpu.data 6772000 |
| system.cpu.dcache.WriteReq_miss_latency::total 6772000 |
| system.cpu.dcache.demand_miss_latency::cpu.data 16584000 |
| system.cpu.dcache.demand_miss_latency::total 16584000 |
| system.cpu.dcache.overall_miss_latency::cpu.data 16584000 |
| system.cpu.dcache.overall_miss_latency::total 16584000 |
| system.cpu.dcache.ReadReq_accesses::cpu.data 1799 |
| system.cpu.dcache.ReadReq_accesses::total 1799 |
| system.cpu.dcache.WriteReq_accesses::cpu.data 935 |
| system.cpu.dcache.WriteReq_accesses::total 935 |
| system.cpu.dcache.demand_accesses::cpu.data 2734 |
| system.cpu.dcache.demand_accesses::total 2734 |
| system.cpu.dcache.overall_accesses::cpu.data 2734 |
| system.cpu.dcache.overall_accesses::total 2734 |
| system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.062257 |
| system.cpu.dcache.ReadReq_miss_rate::total 0.062257 |
| system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.078075 |
| system.cpu.dcache.WriteReq_miss_rate::total 0.078075 |
| system.cpu.dcache.demand_miss_rate::cpu.data 0.067666 |
| system.cpu.dcache.demand_miss_rate::total 0.067666 |
| system.cpu.dcache.overall_miss_rate::cpu.data 0.067666 |
| system.cpu.dcache.overall_miss_rate::total 0.067666 |
| system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 87607.142857 |
| system.cpu.dcache.ReadReq_avg_miss_latency::total 87607.142857 |
| system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 92767.123288 |
| system.cpu.dcache.WriteReq_avg_miss_latency::total 92767.123288 |
| system.cpu.dcache.demand_avg_miss_latency::cpu.data 89643.243243 |
| system.cpu.dcache.demand_avg_miss_latency::total 89643.243243 |
| system.cpu.dcache.overall_avg_miss_latency::cpu.data 89643.243243 |
| system.cpu.dcache.overall_avg_miss_latency::total 89643.243243 |
| system.cpu.dcache.blocked_cycles::no_mshrs 145 |
| system.cpu.dcache.blocked_cycles::no_targets 0 |
| system.cpu.dcache.blocked::no_mshrs 5 |
| system.cpu.dcache.blocked::no_targets 0 |
| system.cpu.dcache.avg_blocked_cycles::no_mshrs 29 |
| system.cpu.dcache.avg_blocked_cycles::no_targets nan |
| system.cpu.dcache.ReadReq_mshr_hits::cpu.data 45 |
| system.cpu.dcache.ReadReq_mshr_hits::total 45 |
| system.cpu.dcache.demand_mshr_hits::cpu.data 45 |
| system.cpu.dcache.demand_mshr_hits::total 45 |
| system.cpu.dcache.overall_mshr_hits::cpu.data 45 |
| system.cpu.dcache.overall_mshr_hits::total 45 |
| system.cpu.dcache.ReadReq_mshr_misses::cpu.data 67 |
| system.cpu.dcache.ReadReq_mshr_misses::total 67 |
| system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 |
| system.cpu.dcache.WriteReq_mshr_misses::total 73 |
| system.cpu.dcache.demand_mshr_misses::cpu.data 140 |
| system.cpu.dcache.demand_mshr_misses::total 140 |
| system.cpu.dcache.overall_mshr_misses::cpu.data 140 |
| system.cpu.dcache.overall_mshr_misses::total 140 |
| system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6419000 |
| system.cpu.dcache.ReadReq_mshr_miss_latency::total 6419000 |
| system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6699000 |
| system.cpu.dcache.WriteReq_mshr_miss_latency::total 6699000 |
| system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13118000 |
| system.cpu.dcache.demand_mshr_miss_latency::total 13118000 |
| system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13118000 |
| system.cpu.dcache.overall_mshr_miss_latency::total 13118000 |
| system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.037243 |
| system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.037243 |
| system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.078075 |
| system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.078075 |
| system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051207 |
| system.cpu.dcache.demand_mshr_miss_rate::total 0.051207 |
| system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051207 |
| system.cpu.dcache.overall_mshr_miss_rate::total 0.051207 |
| system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 95805.970149 |
| system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95805.970149 |
| system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91767.123288 |
| system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91767.123288 |
| system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93700 |
| system.cpu.dcache.demand_avg_mshr_miss_latency::total 93700 |
| system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93700 |
| system.cpu.dcache.overall_avg_mshr_miss_latency::total 93700 |
| system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.icache.tags.replacements 0 |
| system.cpu.icache.tags.tagsinuse 130.523512 |
| system.cpu.icache.tags.total_refs 1695 |
| system.cpu.icache.tags.sampled_refs 278 |
| system.cpu.icache.tags.avg_refs 6.097122 |
| system.cpu.icache.tags.warmup_cycle 0 |
| system.cpu.icache.tags.occ_blocks::cpu.inst 130.523512 |
| system.cpu.icache.tags.occ_percent::cpu.inst 0.063732 |
| system.cpu.icache.tags.occ_percent::total 0.063732 |
| system.cpu.icache.tags.occ_task_id_blocks::1024 278 |
| system.cpu.icache.tags.age_task_id_blocks_1024::0 137 |
| system.cpu.icache.tags.age_task_id_blocks_1024::1 141 |
| system.cpu.icache.tags.occ_task_id_percent::1024 0.135742 |
| system.cpu.icache.tags.tag_accesses 4432 |
| system.cpu.icache.tags.data_accesses 4432 |
| system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.icache.ReadReq_hits::cpu.inst 1695 |
| system.cpu.icache.ReadReq_hits::total 1695 |
| system.cpu.icache.demand_hits::cpu.inst 1695 |
| system.cpu.icache.demand_hits::total 1695 |
| system.cpu.icache.overall_hits::cpu.inst 1695 |
| system.cpu.icache.overall_hits::total 1695 |
| system.cpu.icache.ReadReq_misses::cpu.inst 382 |
| system.cpu.icache.ReadReq_misses::total 382 |
| system.cpu.icache.demand_misses::cpu.inst 382 |
| system.cpu.icache.demand_misses::total 382 |
| system.cpu.icache.overall_misses::cpu.inst 382 |
| system.cpu.icache.overall_misses::total 382 |
| system.cpu.icache.ReadReq_miss_latency::cpu.inst 30098500 |
| system.cpu.icache.ReadReq_miss_latency::total 30098500 |
| system.cpu.icache.demand_miss_latency::cpu.inst 30098500 |
| system.cpu.icache.demand_miss_latency::total 30098500 |
| system.cpu.icache.overall_miss_latency::cpu.inst 30098500 |
| system.cpu.icache.overall_miss_latency::total 30098500 |
| system.cpu.icache.ReadReq_accesses::cpu.inst 2077 |
| system.cpu.icache.ReadReq_accesses::total 2077 |
| system.cpu.icache.demand_accesses::cpu.inst 2077 |
| system.cpu.icache.demand_accesses::total 2077 |
| system.cpu.icache.overall_accesses::cpu.inst 2077 |
| system.cpu.icache.overall_accesses::total 2077 |
| system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.183919 |
| system.cpu.icache.ReadReq_miss_rate::total 0.183919 |
| system.cpu.icache.demand_miss_rate::cpu.inst 0.183919 |
| system.cpu.icache.demand_miss_rate::total 0.183919 |
| system.cpu.icache.overall_miss_rate::cpu.inst 0.183919 |
| system.cpu.icache.overall_miss_rate::total 0.183919 |
| system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78791.884817 |
| system.cpu.icache.ReadReq_avg_miss_latency::total 78791.884817 |
| system.cpu.icache.demand_avg_miss_latency::cpu.inst 78791.884817 |
| system.cpu.icache.demand_avg_miss_latency::total 78791.884817 |
| system.cpu.icache.overall_avg_miss_latency::cpu.inst 78791.884817 |
| system.cpu.icache.overall_avg_miss_latency::total 78791.884817 |
| system.cpu.icache.blocked_cycles::no_mshrs 159 |
| system.cpu.icache.blocked_cycles::no_targets 0 |
| system.cpu.icache.blocked::no_mshrs 3 |
| system.cpu.icache.blocked::no_targets 0 |
| system.cpu.icache.avg_blocked_cycles::no_mshrs 53 |
| system.cpu.icache.avg_blocked_cycles::no_targets nan |
| system.cpu.icache.ReadReq_mshr_hits::cpu.inst 104 |
| system.cpu.icache.ReadReq_mshr_hits::total 104 |
| system.cpu.icache.demand_mshr_hits::cpu.inst 104 |
| system.cpu.icache.demand_mshr_hits::total 104 |
| system.cpu.icache.overall_mshr_hits::cpu.inst 104 |
| system.cpu.icache.overall_mshr_hits::total 104 |
| system.cpu.icache.ReadReq_mshr_misses::cpu.inst 278 |
| system.cpu.icache.ReadReq_mshr_misses::total 278 |
| system.cpu.icache.demand_mshr_misses::cpu.inst 278 |
| system.cpu.icache.demand_mshr_misses::total 278 |
| system.cpu.icache.overall_mshr_misses::cpu.inst 278 |
| system.cpu.icache.overall_mshr_misses::total 278 |
| system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23308500 |
| system.cpu.icache.ReadReq_mshr_miss_latency::total 23308500 |
| system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23308500 |
| system.cpu.icache.demand_mshr_miss_latency::total 23308500 |
| system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23308500 |
| system.cpu.icache.overall_mshr_miss_latency::total 23308500 |
| system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.133847 |
| system.cpu.icache.ReadReq_mshr_miss_rate::total 0.133847 |
| system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.133847 |
| system.cpu.icache.demand_mshr_miss_rate::total 0.133847 |
| system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.133847 |
| system.cpu.icache.overall_mshr_miss_rate::total 0.133847 |
| system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83843.525180 |
| system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83843.525180 |
| system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83843.525180 |
| system.cpu.icache.demand_avg_mshr_miss_latency::total 83843.525180 |
| system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83843.525180 |
| system.cpu.icache.overall_avg_mshr_miss_latency::total 83843.525180 |
| system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.l2cache.tags.replacements 0 |
| system.cpu.l2cache.tags.tagsinuse 212.529421 |
| system.cpu.l2cache.tags.total_refs 1 |
| system.cpu.l2cache.tags.sampled_refs 417 |
| system.cpu.l2cache.tags.avg_refs 0.002398 |
| system.cpu.l2cache.tags.warmup_cycle 0 |
| system.cpu.l2cache.tags.occ_blocks::cpu.inst 130.555666 |
| system.cpu.l2cache.tags.occ_blocks::cpu.data 81.973755 |
| system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003984 |
| system.cpu.l2cache.tags.occ_percent::cpu.data 0.002502 |
| system.cpu.l2cache.tags.occ_percent::total 0.006486 |
| system.cpu.l2cache.tags.occ_task_id_blocks::1024 417 |
| system.cpu.l2cache.tags.age_task_id_blocks_1024::0 181 |
| system.cpu.l2cache.tags.age_task_id_blocks_1024::1 236 |
| system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012726 |
| system.cpu.l2cache.tags.tag_accesses 3761 |
| system.cpu.l2cache.tags.data_accesses 3761 |
| system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1 |
| system.cpu.l2cache.ReadCleanReq_hits::total 1 |
| system.cpu.l2cache.demand_hits::cpu.inst 1 |
| system.cpu.l2cache.demand_hits::total 1 |
| system.cpu.l2cache.overall_hits::cpu.inst 1 |
| system.cpu.l2cache.overall_hits::total 1 |
| system.cpu.l2cache.ReadExReq_misses::cpu.data 73 |
| system.cpu.l2cache.ReadExReq_misses::total 73 |
| system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 277 |
| system.cpu.l2cache.ReadCleanReq_misses::total 277 |
| system.cpu.l2cache.ReadSharedReq_misses::cpu.data 67 |
| system.cpu.l2cache.ReadSharedReq_misses::total 67 |
| system.cpu.l2cache.demand_misses::cpu.inst 277 |
| system.cpu.l2cache.demand_misses::cpu.data 140 |
| system.cpu.l2cache.demand_misses::total 417 |
| system.cpu.l2cache.overall_misses::cpu.inst 277 |
| system.cpu.l2cache.overall_misses::cpu.data 140 |
| system.cpu.l2cache.overall_misses::total 417 |
| system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6589500 |
| system.cpu.l2cache.ReadExReq_miss_latency::total 6589500 |
| system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 22879500 |
| system.cpu.l2cache.ReadCleanReq_miss_latency::total 22879500 |
| system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 6317500 |
| system.cpu.l2cache.ReadSharedReq_miss_latency::total 6317500 |
| system.cpu.l2cache.demand_miss_latency::cpu.inst 22879500 |
| system.cpu.l2cache.demand_miss_latency::cpu.data 12907000 |
| system.cpu.l2cache.demand_miss_latency::total 35786500 |
| system.cpu.l2cache.overall_miss_latency::cpu.inst 22879500 |
| system.cpu.l2cache.overall_miss_latency::cpu.data 12907000 |
| system.cpu.l2cache.overall_miss_latency::total 35786500 |
| system.cpu.l2cache.ReadExReq_accesses::cpu.data 73 |
| system.cpu.l2cache.ReadExReq_accesses::total 73 |
| system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 278 |
| system.cpu.l2cache.ReadCleanReq_accesses::total 278 |
| system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 67 |
| system.cpu.l2cache.ReadSharedReq_accesses::total 67 |
| system.cpu.l2cache.demand_accesses::cpu.inst 278 |
| system.cpu.l2cache.demand_accesses::cpu.data 140 |
| system.cpu.l2cache.demand_accesses::total 418 |
| system.cpu.l2cache.overall_accesses::cpu.inst 278 |
| system.cpu.l2cache.overall_accesses::cpu.data 140 |
| system.cpu.l2cache.overall_accesses::total 418 |
| system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadExReq_miss_rate::total 1 |
| system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.996403 |
| system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.996403 |
| system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 |
| system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996403 |
| system.cpu.l2cache.demand_miss_rate::cpu.data 1 |
| system.cpu.l2cache.demand_miss_rate::total 0.997608 |
| system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996403 |
| system.cpu.l2cache.overall_miss_rate::cpu.data 1 |
| system.cpu.l2cache.overall_miss_rate::total 0.997608 |
| system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 90267.123288 |
| system.cpu.l2cache.ReadExReq_avg_miss_latency::total 90267.123288 |
| system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82597.472924 |
| system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82597.472924 |
| system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 94291.044776 |
| system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 94291.044776 |
| system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82597.472924 |
| system.cpu.l2cache.demand_avg_miss_latency::cpu.data 92192.857143 |
| system.cpu.l2cache.demand_avg_miss_latency::total 85818.944844 |
| system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82597.472924 |
| system.cpu.l2cache.overall_avg_miss_latency::cpu.data 92192.857143 |
| system.cpu.l2cache.overall_avg_miss_latency::total 85818.944844 |
| system.cpu.l2cache.blocked_cycles::no_mshrs 0 |
| system.cpu.l2cache.blocked_cycles::no_targets 0 |
| system.cpu.l2cache.blocked::no_mshrs 0 |
| system.cpu.l2cache.blocked::no_targets 0 |
| system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan |
| system.cpu.l2cache.avg_blocked_cycles::no_targets nan |
| system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 |
| system.cpu.l2cache.ReadExReq_mshr_misses::total 73 |
| system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 277 |
| system.cpu.l2cache.ReadCleanReq_mshr_misses::total 277 |
| system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 67 |
| system.cpu.l2cache.ReadSharedReq_mshr_misses::total 67 |
| system.cpu.l2cache.demand_mshr_misses::cpu.inst 277 |
| system.cpu.l2cache.demand_mshr_misses::cpu.data 140 |
| system.cpu.l2cache.demand_mshr_misses::total 417 |
| system.cpu.l2cache.overall_mshr_misses::cpu.inst 277 |
| system.cpu.l2cache.overall_mshr_misses::cpu.data 140 |
| system.cpu.l2cache.overall_mshr_misses::total 417 |
| system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5859500 |
| system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5859500 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 20109500 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 20109500 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5647500 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 5647500 |
| system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20109500 |
| system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11507000 |
| system.cpu.l2cache.demand_mshr_miss_latency::total 31616500 |
| system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20109500 |
| system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11507000 |
| system.cpu.l2cache.overall_mshr_miss_latency::total 31616500 |
| system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.996403 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.996403 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 |
| system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996403 |
| system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.demand_mshr_miss_rate::total 0.997608 |
| system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996403 |
| system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.overall_mshr_miss_rate::total 0.997608 |
| system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80267.123288 |
| system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 80267.123288 |
| system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72597.472924 |
| system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72597.472924 |
| system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84291.044776 |
| system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84291.044776 |
| system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72597.472924 |
| system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 82192.857143 |
| system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75818.944844 |
| system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72597.472924 |
| system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 82192.857143 |
| system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75818.944844 |
| system.cpu.toL2Bus.snoop_filter.tot_requests 418 |
| system.cpu.toL2Bus.snoop_filter.hit_single_requests 1 |
| system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 |
| system.cpu.toL2Bus.snoop_filter.tot_snoops 0 |
| system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 |
| system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 |
| system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.cpu.toL2Bus.trans_dist::ReadResp 345 |
| system.cpu.toL2Bus.trans_dist::ReadExReq 73 |
| system.cpu.toL2Bus.trans_dist::ReadExResp 73 |
| system.cpu.toL2Bus.trans_dist::ReadCleanReq 278 |
| system.cpu.toL2Bus.trans_dist::ReadSharedReq 67 |
| system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 556 |
| system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 280 |
| system.cpu.toL2Bus.pkt_count::total 836 |
| system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17792 |
| system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8960 |
| system.cpu.toL2Bus.pkt_size::total 26752 |
| system.cpu.toL2Bus.snoops 0 |
| system.cpu.toL2Bus.snoopTraffic 0 |
| system.cpu.toL2Bus.snoop_fanout::samples 418 |
| system.cpu.toL2Bus.snoop_fanout::mean 0.002392 |
| system.cpu.toL2Bus.snoop_fanout::stdev 0.048912 |
| system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% |
| system.cpu.toL2Bus.snoop_fanout::0 417 99.76% 99.76% |
| system.cpu.toL2Bus.snoop_fanout::1 1 0.24% 100.00% |
| system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% |
| system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% |
| system.cpu.toL2Bus.snoop_fanout::min_value 0 |
| system.cpu.toL2Bus.snoop_fanout::max_value 1 |
| system.cpu.toL2Bus.snoop_fanout::total 418 |
| system.cpu.toL2Bus.reqLayer0.occupancy 209000 |
| system.cpu.toL2Bus.reqLayer0.utilization 0.9 |
| system.cpu.toL2Bus.respLayer0.occupancy 417000 |
| system.cpu.toL2Bus.respLayer0.utilization 1.9 |
| system.cpu.toL2Bus.respLayer1.occupancy 210000 |
| system.cpu.toL2Bus.respLayer1.utilization 0.9 |
| system.membus.snoop_filter.tot_requests 417 |
| system.membus.snoop_filter.hit_single_requests 0 |
| system.membus.snoop_filter.hit_multi_requests 0 |
| system.membus.snoop_filter.tot_snoops 0 |
| system.membus.snoop_filter.hit_single_snoops 0 |
| system.membus.snoop_filter.hit_multi_snoops 0 |
| system.membus.pwrStateResidencyTicks::UNDEFINED 22516500 |
| system.membus.trans_dist::ReadResp 344 |
| system.membus.trans_dist::ReadExReq 73 |
| system.membus.trans_dist::ReadExResp 73 |
| system.membus.trans_dist::ReadSharedReq 344 |
| system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 834 |
| system.membus.pkt_count_system.cpu.l2cache.mem_side::total 834 |
| system.membus.pkt_count::total 834 |
| system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 26688 |
| system.membus.pkt_size_system.cpu.l2cache.mem_side::total 26688 |
| system.membus.pkt_size::total 26688 |
| system.membus.snoops 0 |
| system.membus.snoopTraffic 0 |
| system.membus.snoop_fanout::samples 417 |
| system.membus.snoop_fanout::mean 0 |
| system.membus.snoop_fanout::stdev 0 |
| system.membus.snoop_fanout::underflows 0 0.00% 0.00% |
| system.membus.snoop_fanout::0 417 100.00% 100.00% |
| system.membus.snoop_fanout::1 0 0.00% 100.00% |
| system.membus.snoop_fanout::overflows 0 0.00% 100.00% |
| system.membus.snoop_fanout::min_value 0 |
| system.membus.snoop_fanout::max_value 0 |
| system.membus.snoop_fanout::total 417 |
| system.membus.reqLayer0.occupancy 504000 |
| system.membus.reqLayer0.utilization 2.2 |
| system.membus.respLayer1.occupancy 2226500 |
| system.membus.respLayer1.utilization 9.9 |
| |
| ---------- End Simulation Statistics ---------- |
