commit e9c7c8168081e38d272e7c83e7f9503b7e8f162f
author Giacomo Travaglini <giacomo.travaglini@arm.com> Tue Feb 19 09:51:31 2019 +0000
committer Giacomo Travaglini <giacomo.travaglini@arm.com> Thu May 23 08:32:25 2019 +0000
tree 4f568ee35bfe6f0b28d6418b123df48a1174f127
parent 92518ec8437b422f86f7c315a83d9c2aa5fdbe1b

arch-arm: Expose haveGicv3CPUInterface to the ISA interface

Change-Id: I36232b7618ad875983f34b741c51f12ddb9ae166
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/17989
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>

src/arch/arm/isa.cc

diff --git a/src/arch/arm/isa.cc b/src/arch/arm/isa.cc
index 654608a..cdc44cd 100644
--- a/src/arch/arm/isa.cc
+++ b/src/arch/arm/isa.cc
@@ -65,7 +65,8 @@
       _vecRegRenameMode(Enums::Full),
       pmu(p->pmu),
       haveGICv3CPUInterface(false),
-      impdefAsNop(p->impdef_nop)
+      impdefAsNop(p->impdef_nop),
+      afterStartup(false)
 {
     miscRegs[MISCREG_SCTLR_RST] = 0;
 
@@ -406,6 +407,8 @@
             gicv3CpuInterface->setThreadContext(tc);
         }
     }
+
+    afterStartup = true;
 }
 
 

src/arch/arm/isa.hh

diff --git a/src/arch/arm/isa.hh b/src/arch/arm/isa.hh
index 1931306..b4689d7 100644
--- a/src/arch/arm/isa.hh
+++ b/src/arch/arm/isa.hh
@@ -105,6 +105,8 @@
          */
         bool impdefAsNop;
 
+        bool afterStartup;
+
         /** MiscReg metadata **/
         struct MiscRegLUTEntry {
             uint32_t lower;  // Lower half mapped to this register
@@ -706,6 +708,16 @@
 
         Enums::DecoderFlavour decoderFlavour() const { return _decoderFlavour; }
 
+        /** Getter for haveGICv3CPUInterface */
+        bool haveGICv3CpuIfc() const
+        {
+            // haveGICv3CPUInterface is initialized at startup time, hence
+            // trying to read its value before the startup stage will lead
+            // to an error
+            assert(afterStartup);
+            return haveGICv3CPUInterface;
+        }
+
         Enums::VecRegRenameMode
         vecRegRenameMode() const
         {