Sign in
gem5
/
arm
/
gem5
/
b86f9210ec5be61fa5adade73bb8b84d552ba630
/
.
/
build_opts
/
RISCV
blob: 38abd92165e4f1b3cab3be48cb73c81fb395b510 [
file
] [
log
] [
blame
]
TARGET_ISA
=
'riscv'
CPU_MODELS
=
'AtomicSimpleCPU,TimingSimpleCPU,MinorCPU,O3CPU'
PROTOCOL
=
'MI_example'