Sign in
gem5
/
arm
/
gem5
/
refs/tags/stable_2013_10_14
/
.
/
build_opts
/
ARM
blob: 9c27c0d27b641adc2739dcb40f7e1ff65ae06782 [
file
] [
log
] [
blame
]
TARGET_ISA
=
'arm'
CPU_MODELS
=
'AtomicSimpleCPU,TimingSimpleCPU,O3CPU'
PROTOCOL
=
'MI_example'
