Sign in
gem5
/
arm
/
gem5
/
refs/tags/stable_2013_10_14
/
.
/
build_opts
/
SPARC
blob: e992b8cd9188044d9ebda49605218ea6216f28c5 [
file
] [
log
] [
blame
]
TARGET_ISA
=
'sparc'
CPU_MODELS
=
'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL
=
'MI_example'
