| #ifndef MDP5_XML |
| #define MDP5_XML |
| |
| /* Autogenerated file, DO NOT EDIT manually! |
| |
| This file was generated by the rules-ng-ng headergen tool in this git repository: |
| http://github.com/freedreno/envytools/ |
| git clone https://github.com/freedreno/envytools.git |
| |
| The rules-ng-ng source files this header was generated from are: |
| - /home/robclark/src/freedreno/envytools/rnndb/msm.xml ( 647 bytes, from 2013-11-30 14:45:35) |
| - /home/robclark/src/freedreno/envytools/rnndb/freedreno_copyright.xml ( 1453 bytes, from 2013-03-31 16:51:27) |
| - /home/robclark/src/freedreno/envytools/rnndb/mdp/mdp4.xml ( 17996 bytes, from 2013-12-01 19:10:31) |
| - /home/robclark/src/freedreno/envytools/rnndb/mdp/mdp_common.xml ( 1615 bytes, from 2013-11-30 15:00:52) |
| - /home/robclark/src/freedreno/envytools/rnndb/mdp/mdp5.xml ( 22517 bytes, from 2013-12-03 20:59:13) |
| - /home/robclark/src/freedreno/envytools/rnndb/dsi/dsi.xml ( 11712 bytes, from 2013-08-17 17:13:43) |
| - /home/robclark/src/freedreno/envytools/rnndb/dsi/sfpb.xml ( 344 bytes, from 2013-08-11 19:26:32) |
| - /home/robclark/src/freedreno/envytools/rnndb/dsi/mmss_cc.xml ( 1544 bytes, from 2013-08-16 19:17:05) |
| - /home/robclark/src/freedreno/envytools/rnndb/hdmi/qfprom.xml ( 600 bytes, from 2013-07-05 19:21:12) |
| - /home/robclark/src/freedreno/envytools/rnndb/hdmi/hdmi.xml ( 20932 bytes, from 2013-12-01 15:13:04) |
| |
| Copyright (C) 2013 by the following authors: |
| - Rob Clark <robdclark@gmail.com> (robclark) |
| |
| Permission is hereby granted, free of charge, to any person obtaining |
| a copy of this software and associated documentation files (the |
| "Software"), to deal in the Software without restriction, including |
| without limitation the rights to use, copy, modify, merge, publish, |
| distribute, sublicense, and/or sell copies of the Software, and to |
| permit persons to whom the Software is furnished to do so, subject to |
| the following conditions: |
| |
| The above copyright notice and this permission notice (including the |
| next paragraph) shall be included in all copies or substantial |
| portions of the Software. |
| |
| THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, |
| EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
| MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. |
| IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE |
| LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION |
| OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION |
| WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. |
| */ |
| |
| |
| enum mdp5_intf { |
| INTF_DSI = 1, |
| INTF_HDMI = 3, |
| INTF_LCDC = 5, |
| INTF_eDP = 9, |
| }; |
| |
| enum mdp5_intfnum { |
| NO_INTF = 0, |
| INTF0 = 1, |
| INTF1 = 2, |
| INTF2 = 3, |
| INTF3 = 4, |
| }; |
| |
| enum mdp5_pipe { |
| SSPP_VIG0 = 0, |
| SSPP_VIG1 = 1, |
| SSPP_VIG2 = 2, |
| SSPP_RGB0 = 3, |
| SSPP_RGB1 = 4, |
| SSPP_RGB2 = 5, |
| SSPP_DMA0 = 6, |
| SSPP_DMA1 = 7, |
| }; |
| |
| enum mdp5_ctl_mode { |
| MODE_NONE = 0, |
| MODE_ROT0 = 1, |
| MODE_ROT1 = 2, |
| MODE_WB0 = 3, |
| MODE_WB1 = 4, |
| MODE_WFD = 5, |
| }; |
| |
| enum mdp5_pack_3d { |
| PACK_3D_FRAME_INT = 0, |
| PACK_3D_H_ROW_INT = 1, |
| PACK_3D_V_ROW_INT = 2, |
| PACK_3D_COL_INT = 3, |
| }; |
| |
| enum mdp5_chroma_samp_type { |
| CHROMA_RGB = 0, |
| CHROMA_H2V1 = 1, |
| CHROMA_H1V2 = 2, |
| CHROMA_420 = 3, |
| }; |
| |
| enum mdp5_scale_filter { |
| SCALE_FILTER_NEAREST = 0, |
| SCALE_FILTER_BIL = 1, |
| SCALE_FILTER_PCMN = 2, |
| SCALE_FILTER_CA = 3, |
| }; |
| |
| enum mdp5_pipe_bwc { |
| BWC_LOSSLESS = 0, |
| BWC_Q_HIGH = 1, |
| BWC_Q_MED = 2, |
| }; |
| |
| enum mdp5_client_id { |
| CID_UNUSED = 0, |
| CID_VIG0_Y = 1, |
| CID_VIG0_CR = 2, |
| CID_VIG0_CB = 3, |
| CID_VIG1_Y = 4, |
| CID_VIG1_CR = 5, |
| CID_VIG1_CB = 6, |
| CID_VIG2_Y = 7, |
| CID_VIG2_CR = 8, |
| CID_VIG2_CB = 9, |
| CID_DMA0_Y = 10, |
| CID_DMA0_CR = 11, |
| CID_DMA0_CB = 12, |
| CID_DMA1_Y = 13, |
| CID_DMA1_CR = 14, |
| CID_DMA1_CB = 15, |
| CID_RGB0 = 16, |
| CID_RGB1 = 17, |
| CID_RGB2 = 18, |
| CID_MAX = 19, |
| }; |
| |
| enum mdp5_igc_type { |
| IGC_VIG = 0, |
| IGC_RGB = 1, |
| IGC_DMA = 2, |
| IGC_DSPP = 3, |
| }; |
| |
| #define MDP5_IRQ_INTF0_WB_ROT_COMP 0x00000001 |
| #define MDP5_IRQ_INTF1_WB_ROT_COMP 0x00000002 |
| #define MDP5_IRQ_INTF2_WB_ROT_COMP 0x00000004 |
| #define MDP5_IRQ_INTF3_WB_ROT_COMP 0x00000008 |
| #define MDP5_IRQ_INTF0_WB_WFD 0x00000010 |
| #define MDP5_IRQ_INTF1_WB_WFD 0x00000020 |
| #define MDP5_IRQ_INTF2_WB_WFD 0x00000040 |
| #define MDP5_IRQ_INTF3_WB_WFD 0x00000080 |
| #define MDP5_IRQ_INTF0_PING_PONG_COMP 0x00000100 |
| #define MDP5_IRQ_INTF1_PING_PONG_COMP 0x00000200 |
| #define MDP5_IRQ_INTF2_PING_PONG_COMP 0x00000400 |
| #define MDP5_IRQ_INTF3_PING_PONG_COMP 0x00000800 |
| #define MDP5_IRQ_INTF0_PING_PONG_RD_PTR 0x00001000 |
| #define MDP5_IRQ_INTF1_PING_PONG_RD_PTR 0x00002000 |
| #define MDP5_IRQ_INTF2_PING_PONG_RD_PTR 0x00004000 |
| #define MDP5_IRQ_INTF3_PING_PONG_RD_PTR 0x00008000 |
| #define MDP5_IRQ_INTF0_PING_PONG_WR_PTR 0x00010000 |
| #define MDP5_IRQ_INTF1_PING_PONG_WR_PTR 0x00020000 |
| #define MDP5_IRQ_INTF2_PING_PONG_WR_PTR 0x00040000 |
| #define MDP5_IRQ_INTF3_PING_PONG_WR_PTR 0x00080000 |
| #define MDP5_IRQ_INTF0_PING_PONG_AUTO_REF 0x00100000 |
| #define MDP5_IRQ_INTF1_PING_PONG_AUTO_REF 0x00200000 |
| #define MDP5_IRQ_INTF2_PING_PONG_AUTO_REF 0x00400000 |
| #define MDP5_IRQ_INTF3_PING_PONG_AUTO_REF 0x00800000 |
| #define MDP5_IRQ_INTF0_UNDER_RUN 0x01000000 |
| #define MDP5_IRQ_INTF0_VSYNC 0x02000000 |
| #define MDP5_IRQ_INTF1_UNDER_RUN 0x04000000 |
| #define MDP5_IRQ_INTF1_VSYNC 0x08000000 |
| #define MDP5_IRQ_INTF2_UNDER_RUN 0x10000000 |
| #define MDP5_IRQ_INTF2_VSYNC 0x20000000 |
| #define MDP5_IRQ_INTF3_UNDER_RUN 0x40000000 |
| #define MDP5_IRQ_INTF3_VSYNC 0x80000000 |
| #define REG_MDP5_HW_VERSION 0x00000000 |
| |
| #define REG_MDP5_HW_INTR_STATUS 0x00000010 |
| #define MDP5_HW_INTR_STATUS_INTR_MDP 0x00000001 |
| #define MDP5_HW_INTR_STATUS_INTR_DSI0 0x00000010 |
| #define MDP5_HW_INTR_STATUS_INTR_DSI1 0x00000020 |
| #define MDP5_HW_INTR_STATUS_INTR_HDMI 0x00000100 |
| #define MDP5_HW_INTR_STATUS_INTR_EDP 0x00001000 |
| |
| #define REG_MDP5_MDP_VERSION 0x00000100 |
| #define MDP5_MDP_VERSION_MINOR__MASK 0x00ff0000 |
| #define MDP5_MDP_VERSION_MINOR__SHIFT 16 |
| static inline uint32_t MDP5_MDP_VERSION_MINOR(uint32_t val) |
| { |
| return ((val) << MDP5_MDP_VERSION_MINOR__SHIFT) & MDP5_MDP_VERSION_MINOR__MASK; |
| } |
| #define MDP5_MDP_VERSION_MAJOR__MASK 0xf0000000 |
| #define MDP5_MDP_VERSION_MAJOR__SHIFT 28 |
| static inline uint32_t MDP5_MDP_VERSION_MAJOR(uint32_t val) |
| { |
| return ((val) << MDP5_MDP_VERSION_MAJOR__SHIFT) & MDP5_MDP_VERSION_MAJOR__MASK; |
| } |
| |
| #define REG_MDP5_DISP_INTF_SEL 0x00000104 |
| #define MDP5_DISP_INTF_SEL_INTF0__MASK 0x000000ff |
| #define MDP5_DISP_INTF_SEL_INTF0__SHIFT 0 |
| static inline uint32_t MDP5_DISP_INTF_SEL_INTF0(enum mdp5_intf val) |
| { |
| return ((val) << MDP5_DISP_INTF_SEL_INTF0__SHIFT) & MDP5_DISP_INTF_SEL_INTF0__MASK; |
| } |
| #define MDP5_DISP_INTF_SEL_INTF1__MASK 0x0000ff00 |
| #define MDP5_DISP_INTF_SEL_INTF1__SHIFT 8 |
| static inline uint32_t MDP5_DISP_INTF_SEL_INTF1(enum mdp5_intf val) |
| { |
| return ((val) << MDP5_DISP_INTF_SEL_INTF1__SHIFT) & MDP5_DISP_INTF_SEL_INTF1__MASK; |
| } |
| #define MDP5_DISP_INTF_SEL_INTF2__MASK 0x00ff0000 |
| #define MDP5_DISP_INTF_SEL_INTF2__SHIFT 16 |
| static inline uint32_t MDP5_DISP_INTF_SEL_INTF2(enum mdp5_intf val) |
| { |
| return ((val) << MDP5_DISP_INTF_SEL_INTF2__SHIFT) & MDP5_DISP_INTF_SEL_INTF2__MASK; |
| } |
| #define MDP5_DISP_INTF_SEL_INTF3__MASK 0xff000000 |
| #define MDP5_DISP_INTF_SEL_INTF3__SHIFT 24 |
| static inline uint32_t MDP5_DISP_INTF_SEL_INTF3(enum mdp5_intf val) |
| { |
| return ((val) << MDP5_DISP_INTF_SEL_INTF3__SHIFT) & MDP5_DISP_INTF_SEL_INTF3__MASK; |
| } |
| |
| #define REG_MDP5_INTR_EN 0x00000110 |
| |
| #define REG_MDP5_INTR_STATUS 0x00000114 |
| |
| #define REG_MDP5_INTR_CLEAR 0x00000118 |
| |
| #define REG_MDP5_HIST_INTR_EN 0x0000011c |
| |
| #define REG_MDP5_HIST_INTR_STATUS 0x00000120 |
| |
| #define REG_MDP5_HIST_INTR_CLEAR 0x00000124 |
| |
| static inline uint32_t REG_MDP5_SMP_ALLOC_W(uint32_t i0) { return 0x00000180 + 0x4*i0; } |
| |
| static inline uint32_t REG_MDP5_SMP_ALLOC_W_REG(uint32_t i0) { return 0x00000180 + 0x4*i0; } |
| #define MDP5_SMP_ALLOC_W_REG_CLIENT0__MASK 0x000000ff |
| #define MDP5_SMP_ALLOC_W_REG_CLIENT0__SHIFT 0 |
| static inline uint32_t MDP5_SMP_ALLOC_W_REG_CLIENT0(enum mdp5_client_id val) |
| { |
| return ((val) << MDP5_SMP_ALLOC_W_REG_CLIENT0__SHIFT) & MDP5_SMP_ALLOC_W_REG_CLIENT0__MASK; |
| } |
| #define MDP5_SMP_ALLOC_W_REG_CLIENT1__MASK 0x0000ff00 |
| #define MDP5_SMP_ALLOC_W_REG_CLIENT1__SHIFT 8 |
| static inline uint32_t MDP5_SMP_ALLOC_W_REG_CLIENT1(enum mdp5_client_id val) |
| { |
| return ((val) << MDP5_SMP_ALLOC_W_REG_CLIENT1__SHIFT) & MDP5_SMP_ALLOC_W_REG_CLIENT1__MASK; |
| } |
| #define MDP5_SMP_ALLOC_W_REG_CLIENT2__MASK 0x00ff0000 |
| #define MDP5_SMP_ALLOC_W_REG_CLIENT2__SHIFT 16 |
| static inline uint32_t MDP5_SMP_ALLOC_W_REG_CLIENT2(enum mdp5_client_id val) |
| { |
| return ((val) << MDP5_SMP_ALLOC_W_REG_CLIENT2__SHIFT) & MDP5_SMP_ALLOC_W_REG_CLIENT2__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_SMP_ALLOC_R(uint32_t i0) { return 0x00000230 + 0x4*i0; } |
| |
| static inline uint32_t REG_MDP5_SMP_ALLOC_R_REG(uint32_t i0) { return 0x00000230 + 0x4*i0; } |
| #define MDP5_SMP_ALLOC_R_REG_CLIENT0__MASK 0x000000ff |
| #define MDP5_SMP_ALLOC_R_REG_CLIENT0__SHIFT 0 |
| static inline uint32_t MDP5_SMP_ALLOC_R_REG_CLIENT0(enum mdp5_client_id val) |
| { |
| return ((val) << MDP5_SMP_ALLOC_R_REG_CLIENT0__SHIFT) & MDP5_SMP_ALLOC_R_REG_CLIENT0__MASK; |
| } |
| #define MDP5_SMP_ALLOC_R_REG_CLIENT1__MASK 0x0000ff00 |
| #define MDP5_SMP_ALLOC_R_REG_CLIENT1__SHIFT 8 |
| static inline uint32_t MDP5_SMP_ALLOC_R_REG_CLIENT1(enum mdp5_client_id val) |
| { |
| return ((val) << MDP5_SMP_ALLOC_R_REG_CLIENT1__SHIFT) & MDP5_SMP_ALLOC_R_REG_CLIENT1__MASK; |
| } |
| #define MDP5_SMP_ALLOC_R_REG_CLIENT2__MASK 0x00ff0000 |
| #define MDP5_SMP_ALLOC_R_REG_CLIENT2__SHIFT 16 |
| static inline uint32_t MDP5_SMP_ALLOC_R_REG_CLIENT2(enum mdp5_client_id val) |
| { |
| return ((val) << MDP5_SMP_ALLOC_R_REG_CLIENT2__SHIFT) & MDP5_SMP_ALLOC_R_REG_CLIENT2__MASK; |
| } |
| |
| static inline uint32_t __offset_IGC(enum mdp5_igc_type idx) |
| { |
| switch (idx) { |
| case IGC_VIG: return 0x00000300; |
| case IGC_RGB: return 0x00000310; |
| case IGC_DMA: return 0x00000320; |
| case IGC_DSPP: return 0x00000400; |
| default: return INVALID_IDX(idx); |
| } |
| } |
| static inline uint32_t REG_MDP5_IGC(enum mdp5_igc_type i0) { return 0x00000000 + __offset_IGC(i0); } |
| |
| static inline uint32_t REG_MDP5_IGC_LUT(enum mdp5_igc_type i0, uint32_t i1) { return 0x00000000 + __offset_IGC(i0) + 0x4*i1; } |
| |
| static inline uint32_t REG_MDP5_IGC_LUT_REG(enum mdp5_igc_type i0, uint32_t i1) { return 0x00000000 + __offset_IGC(i0) + 0x4*i1; } |
| #define MDP5_IGC_LUT_REG_VAL__MASK 0x00000fff |
| #define MDP5_IGC_LUT_REG_VAL__SHIFT 0 |
| static inline uint32_t MDP5_IGC_LUT_REG_VAL(uint32_t val) |
| { |
| return ((val) << MDP5_IGC_LUT_REG_VAL__SHIFT) & MDP5_IGC_LUT_REG_VAL__MASK; |
| } |
| #define MDP5_IGC_LUT_REG_INDEX_UPDATE 0x02000000 |
| #define MDP5_IGC_LUT_REG_DISABLE_PIPE_0 0x10000000 |
| #define MDP5_IGC_LUT_REG_DISABLE_PIPE_1 0x20000000 |
| #define MDP5_IGC_LUT_REG_DISABLE_PIPE_2 0x40000000 |
| |
| static inline uint32_t REG_MDP5_CTL(uint32_t i0) { return 0x00000600 + 0x100*i0; } |
| |
| static inline uint32_t REG_MDP5_CTL_LAYER(uint32_t i0, uint32_t i1) { return 0x00000600 + 0x100*i0 + 0x4*i1; } |
| |
| static inline uint32_t REG_MDP5_CTL_LAYER_REG(uint32_t i0, uint32_t i1) { return 0x00000600 + 0x100*i0 + 0x4*i1; } |
| #define MDP5_CTL_LAYER_REG_VIG0__MASK 0x00000007 |
| #define MDP5_CTL_LAYER_REG_VIG0__SHIFT 0 |
| static inline uint32_t MDP5_CTL_LAYER_REG_VIG0(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_VIG0__SHIFT) & MDP5_CTL_LAYER_REG_VIG0__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_VIG1__MASK 0x00000038 |
| #define MDP5_CTL_LAYER_REG_VIG1__SHIFT 3 |
| static inline uint32_t MDP5_CTL_LAYER_REG_VIG1(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_VIG1__SHIFT) & MDP5_CTL_LAYER_REG_VIG1__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_VIG2__MASK 0x000001c0 |
| #define MDP5_CTL_LAYER_REG_VIG2__SHIFT 6 |
| static inline uint32_t MDP5_CTL_LAYER_REG_VIG2(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_VIG2__SHIFT) & MDP5_CTL_LAYER_REG_VIG2__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_RGB0__MASK 0x00000e00 |
| #define MDP5_CTL_LAYER_REG_RGB0__SHIFT 9 |
| static inline uint32_t MDP5_CTL_LAYER_REG_RGB0(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_RGB0__SHIFT) & MDP5_CTL_LAYER_REG_RGB0__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_RGB1__MASK 0x00007000 |
| #define MDP5_CTL_LAYER_REG_RGB1__SHIFT 12 |
| static inline uint32_t MDP5_CTL_LAYER_REG_RGB1(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_RGB1__SHIFT) & MDP5_CTL_LAYER_REG_RGB1__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_RGB2__MASK 0x00038000 |
| #define MDP5_CTL_LAYER_REG_RGB2__SHIFT 15 |
| static inline uint32_t MDP5_CTL_LAYER_REG_RGB2(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_RGB2__SHIFT) & MDP5_CTL_LAYER_REG_RGB2__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_DMA0__MASK 0x001c0000 |
| #define MDP5_CTL_LAYER_REG_DMA0__SHIFT 18 |
| static inline uint32_t MDP5_CTL_LAYER_REG_DMA0(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_DMA0__SHIFT) & MDP5_CTL_LAYER_REG_DMA0__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_DMA1__MASK 0x00e00000 |
| #define MDP5_CTL_LAYER_REG_DMA1__SHIFT 21 |
| static inline uint32_t MDP5_CTL_LAYER_REG_DMA1(enum mdp_mixer_stage_id val) |
| { |
| return ((val) << MDP5_CTL_LAYER_REG_DMA1__SHIFT) & MDP5_CTL_LAYER_REG_DMA1__MASK; |
| } |
| #define MDP5_CTL_LAYER_REG_BORDER_COLOR 0x01000000 |
| #define MDP5_CTL_LAYER_REG_CURSOR_OUT 0x02000000 |
| |
| static inline uint32_t REG_MDP5_CTL_OP(uint32_t i0) { return 0x00000614 + 0x100*i0; } |
| #define MDP5_CTL_OP_MODE__MASK 0x0000000f |
| #define MDP5_CTL_OP_MODE__SHIFT 0 |
| static inline uint32_t MDP5_CTL_OP_MODE(enum mdp5_ctl_mode val) |
| { |
| return ((val) << MDP5_CTL_OP_MODE__SHIFT) & MDP5_CTL_OP_MODE__MASK; |
| } |
| #define MDP5_CTL_OP_INTF_NUM__MASK 0x00000070 |
| #define MDP5_CTL_OP_INTF_NUM__SHIFT 4 |
| static inline uint32_t MDP5_CTL_OP_INTF_NUM(enum mdp5_intfnum val) |
| { |
| return ((val) << MDP5_CTL_OP_INTF_NUM__SHIFT) & MDP5_CTL_OP_INTF_NUM__MASK; |
| } |
| #define MDP5_CTL_OP_CMD_MODE 0x00020000 |
| #define MDP5_CTL_OP_PACK_3D_ENABLE 0x00080000 |
| #define MDP5_CTL_OP_PACK_3D__MASK 0x00300000 |
| #define MDP5_CTL_OP_PACK_3D__SHIFT 20 |
| static inline uint32_t MDP5_CTL_OP_PACK_3D(enum mdp5_pack_3d val) |
| { |
| return ((val) << MDP5_CTL_OP_PACK_3D__SHIFT) & MDP5_CTL_OP_PACK_3D__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_CTL_FLUSH(uint32_t i0) { return 0x00000618 + 0x100*i0; } |
| #define MDP5_CTL_FLUSH_VIG0 0x00000001 |
| #define MDP5_CTL_FLUSH_VIG1 0x00000002 |
| #define MDP5_CTL_FLUSH_VIG2 0x00000004 |
| #define MDP5_CTL_FLUSH_RGB0 0x00000008 |
| #define MDP5_CTL_FLUSH_RGB1 0x00000010 |
| #define MDP5_CTL_FLUSH_RGB2 0x00000020 |
| #define MDP5_CTL_FLUSH_LM0 0x00000040 |
| #define MDP5_CTL_FLUSH_LM1 0x00000080 |
| #define MDP5_CTL_FLUSH_LM2 0x00000100 |
| #define MDP5_CTL_FLUSH_DMA0 0x00000800 |
| #define MDP5_CTL_FLUSH_DMA1 0x00001000 |
| #define MDP5_CTL_FLUSH_DSPP0 0x00002000 |
| #define MDP5_CTL_FLUSH_DSPP1 0x00004000 |
| #define MDP5_CTL_FLUSH_DSPP2 0x00008000 |
| #define MDP5_CTL_FLUSH_CTL 0x00020000 |
| |
| static inline uint32_t REG_MDP5_CTL_START(uint32_t i0) { return 0x0000061c + 0x100*i0; } |
| |
| static inline uint32_t REG_MDP5_CTL_PACK_3D(uint32_t i0) { return 0x00000620 + 0x100*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE(enum mdp5_pipe i0) { return 0x00001200 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_HIST_CTL_BASE(enum mdp5_pipe i0) { return 0x000014c4 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_HIST_LUT_BASE(enum mdp5_pipe i0) { return 0x000014f0 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_HIST_LUT_SWAP(enum mdp5_pipe i0) { return 0x00001500 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_SIZE(enum mdp5_pipe i0) { return 0x00001200 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_SIZE_HEIGHT__MASK 0xffff0000 |
| #define MDP5_PIPE_SRC_SIZE_HEIGHT__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_SRC_SIZE_HEIGHT(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_SIZE_HEIGHT__SHIFT) & MDP5_PIPE_SRC_SIZE_HEIGHT__MASK; |
| } |
| #define MDP5_PIPE_SRC_SIZE_WIDTH__MASK 0x0000ffff |
| #define MDP5_PIPE_SRC_SIZE_WIDTH__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_SRC_SIZE_WIDTH(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_SIZE_WIDTH__SHIFT) & MDP5_PIPE_SRC_SIZE_WIDTH__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_IMG_SIZE(enum mdp5_pipe i0) { return 0x00001204 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__MASK 0xffff0000 |
| #define MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_SRC_IMG_SIZE_HEIGHT(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__SHIFT) & MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__MASK; |
| } |
| #define MDP5_PIPE_SRC_IMG_SIZE_WIDTH__MASK 0x0000ffff |
| #define MDP5_PIPE_SRC_IMG_SIZE_WIDTH__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_SRC_IMG_SIZE_WIDTH(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_IMG_SIZE_WIDTH__SHIFT) & MDP5_PIPE_SRC_IMG_SIZE_WIDTH__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_XY(enum mdp5_pipe i0) { return 0x00001208 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_XY_Y__MASK 0xffff0000 |
| #define MDP5_PIPE_SRC_XY_Y__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_SRC_XY_Y(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_XY_Y__SHIFT) & MDP5_PIPE_SRC_XY_Y__MASK; |
| } |
| #define MDP5_PIPE_SRC_XY_X__MASK 0x0000ffff |
| #define MDP5_PIPE_SRC_XY_X__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_SRC_XY_X(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_XY_X__SHIFT) & MDP5_PIPE_SRC_XY_X__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_OUT_SIZE(enum mdp5_pipe i0) { return 0x0000120c + 0x400*i0; } |
| #define MDP5_PIPE_OUT_SIZE_HEIGHT__MASK 0xffff0000 |
| #define MDP5_PIPE_OUT_SIZE_HEIGHT__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_OUT_SIZE_HEIGHT(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_OUT_SIZE_HEIGHT__SHIFT) & MDP5_PIPE_OUT_SIZE_HEIGHT__MASK; |
| } |
| #define MDP5_PIPE_OUT_SIZE_WIDTH__MASK 0x0000ffff |
| #define MDP5_PIPE_OUT_SIZE_WIDTH__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_OUT_SIZE_WIDTH(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_OUT_SIZE_WIDTH__SHIFT) & MDP5_PIPE_OUT_SIZE_WIDTH__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_OUT_XY(enum mdp5_pipe i0) { return 0x00001210 + 0x400*i0; } |
| #define MDP5_PIPE_OUT_XY_Y__MASK 0xffff0000 |
| #define MDP5_PIPE_OUT_XY_Y__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_OUT_XY_Y(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_OUT_XY_Y__SHIFT) & MDP5_PIPE_OUT_XY_Y__MASK; |
| } |
| #define MDP5_PIPE_OUT_XY_X__MASK 0x0000ffff |
| #define MDP5_PIPE_OUT_XY_X__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_OUT_XY_X(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_OUT_XY_X__SHIFT) & MDP5_PIPE_OUT_XY_X__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC0_ADDR(enum mdp5_pipe i0) { return 0x00001214 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC1_ADDR(enum mdp5_pipe i0) { return 0x00001218 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC2_ADDR(enum mdp5_pipe i0) { return 0x0000121c + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC3_ADDR(enum mdp5_pipe i0) { return 0x00001220 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_STRIDE_A(enum mdp5_pipe i0) { return 0x00001224 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_STRIDE_A_P0__MASK 0x0000ffff |
| #define MDP5_PIPE_SRC_STRIDE_A_P0__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_SRC_STRIDE_A_P0(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_STRIDE_A_P0__SHIFT) & MDP5_PIPE_SRC_STRIDE_A_P0__MASK; |
| } |
| #define MDP5_PIPE_SRC_STRIDE_A_P1__MASK 0xffff0000 |
| #define MDP5_PIPE_SRC_STRIDE_A_P1__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_SRC_STRIDE_A_P1(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_STRIDE_A_P1__SHIFT) & MDP5_PIPE_SRC_STRIDE_A_P1__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_STRIDE_B(enum mdp5_pipe i0) { return 0x00001228 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_STRIDE_B_P2__MASK 0x0000ffff |
| #define MDP5_PIPE_SRC_STRIDE_B_P2__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_SRC_STRIDE_B_P2(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_STRIDE_B_P2__SHIFT) & MDP5_PIPE_SRC_STRIDE_B_P2__MASK; |
| } |
| #define MDP5_PIPE_SRC_STRIDE_B_P3__MASK 0xffff0000 |
| #define MDP5_PIPE_SRC_STRIDE_B_P3__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_SRC_STRIDE_B_P3(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_STRIDE_B_P3__SHIFT) & MDP5_PIPE_SRC_STRIDE_B_P3__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_STILE_FRAME_SIZE(enum mdp5_pipe i0) { return 0x0000122c + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_FORMAT(enum mdp5_pipe i0) { return 0x00001230 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_FORMAT_G_BPC__MASK 0x00000003 |
| #define MDP5_PIPE_SRC_FORMAT_G_BPC__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_G_BPC(enum mdp_bpc val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_G_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_G_BPC__MASK; |
| } |
| #define MDP5_PIPE_SRC_FORMAT_B_BPC__MASK 0x0000000c |
| #define MDP5_PIPE_SRC_FORMAT_B_BPC__SHIFT 2 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_B_BPC(enum mdp_bpc val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_B_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_B_BPC__MASK; |
| } |
| #define MDP5_PIPE_SRC_FORMAT_R_BPC__MASK 0x00000030 |
| #define MDP5_PIPE_SRC_FORMAT_R_BPC__SHIFT 4 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_R_BPC(enum mdp_bpc val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_R_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_R_BPC__MASK; |
| } |
| #define MDP5_PIPE_SRC_FORMAT_A_BPC__MASK 0x000000c0 |
| #define MDP5_PIPE_SRC_FORMAT_A_BPC__SHIFT 6 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_A_BPC(enum mdp_bpc_alpha val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_A_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_A_BPC__MASK; |
| } |
| #define MDP5_PIPE_SRC_FORMAT_ALPHA_ENABLE 0x00000100 |
| #define MDP5_PIPE_SRC_FORMAT_CPP__MASK 0x00000600 |
| #define MDP5_PIPE_SRC_FORMAT_CPP__SHIFT 9 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_CPP(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_CPP__SHIFT) & MDP5_PIPE_SRC_FORMAT_CPP__MASK; |
| } |
| #define MDP5_PIPE_SRC_FORMAT_ROT90 0x00000800 |
| #define MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__MASK 0x00003000 |
| #define MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__SHIFT 12 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__SHIFT) & MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__MASK; |
| } |
| #define MDP5_PIPE_SRC_FORMAT_UNPACK_TIGHT 0x00020000 |
| #define MDP5_PIPE_SRC_FORMAT_UNPACK_ALIGN_MSB 0x00040000 |
| #define MDP5_PIPE_SRC_FORMAT_NUM_PLANES__MASK 0x00780000 |
| #define MDP5_PIPE_SRC_FORMAT_NUM_PLANES__SHIFT 19 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_NUM_PLANES(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_NUM_PLANES__SHIFT) & MDP5_PIPE_SRC_FORMAT_NUM_PLANES__MASK; |
| } |
| #define MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__MASK 0x01800000 |
| #define MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__SHIFT 23 |
| static inline uint32_t MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP(enum mdp5_chroma_samp_type val) |
| { |
| return ((val) << MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__SHIFT) & MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_UNPACK(enum mdp5_pipe i0) { return 0x00001234 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_UNPACK_ELEM0__MASK 0x000000ff |
| #define MDP5_PIPE_SRC_UNPACK_ELEM0__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM0(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_UNPACK_ELEM0__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM0__MASK; |
| } |
| #define MDP5_PIPE_SRC_UNPACK_ELEM1__MASK 0x0000ff00 |
| #define MDP5_PIPE_SRC_UNPACK_ELEM1__SHIFT 8 |
| static inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM1(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_UNPACK_ELEM1__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM1__MASK; |
| } |
| #define MDP5_PIPE_SRC_UNPACK_ELEM2__MASK 0x00ff0000 |
| #define MDP5_PIPE_SRC_UNPACK_ELEM2__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM2(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_UNPACK_ELEM2__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM2__MASK; |
| } |
| #define MDP5_PIPE_SRC_UNPACK_ELEM3__MASK 0xff000000 |
| #define MDP5_PIPE_SRC_UNPACK_ELEM3__SHIFT 24 |
| static inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM3(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_SRC_UNPACK_ELEM3__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM3__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_OP_MODE(enum mdp5_pipe i0) { return 0x00001238 + 0x400*i0; } |
| #define MDP5_PIPE_SRC_OP_MODE_BWC_EN 0x00000001 |
| #define MDP5_PIPE_SRC_OP_MODE_BWC__MASK 0x00000006 |
| #define MDP5_PIPE_SRC_OP_MODE_BWC__SHIFT 1 |
| static inline uint32_t MDP5_PIPE_SRC_OP_MODE_BWC(enum mdp5_pipe_bwc val) |
| { |
| return ((val) << MDP5_PIPE_SRC_OP_MODE_BWC__SHIFT) & MDP5_PIPE_SRC_OP_MODE_BWC__MASK; |
| } |
| #define MDP5_PIPE_SRC_OP_MODE_FLIP_LR 0x00002000 |
| #define MDP5_PIPE_SRC_OP_MODE_FLIP_UD 0x00004000 |
| #define MDP5_PIPE_SRC_OP_MODE_IGC_EN 0x00010000 |
| #define MDP5_PIPE_SRC_OP_MODE_IGC_ROM_0 0x00020000 |
| #define MDP5_PIPE_SRC_OP_MODE_IGC_ROM_1 0x00040000 |
| #define MDP5_PIPE_SRC_OP_MODE_DEINTERLACE 0x00400000 |
| #define MDP5_PIPE_SRC_OP_MODE_DEINTERLACE_ODD 0x00800000 |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_CONSTANT_COLOR(enum mdp5_pipe i0) { return 0x0000123c + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_FETCH_CONFIG(enum mdp5_pipe i0) { return 0x00001248 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_VC1_RANGE(enum mdp5_pipe i0) { return 0x0000124c + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_REQPRIO_FIFO_WM_0(enum mdp5_pipe i0) { return 0x00001250 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_REQPRIO_FIFO_WM_1(enum mdp5_pipe i0) { return 0x00001254 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_REQPRIO_FIFO_WM_2(enum mdp5_pipe i0) { return 0x00001258 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SRC_ADDR_SW_STATUS(enum mdp5_pipe i0) { return 0x00001270 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_CURRENT_SRC0_ADDR(enum mdp5_pipe i0) { return 0x000012a4 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_CURRENT_SRC1_ADDR(enum mdp5_pipe i0) { return 0x000012a8 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_CURRENT_SRC2_ADDR(enum mdp5_pipe i0) { return 0x000012ac + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_CURRENT_SRC3_ADDR(enum mdp5_pipe i0) { return 0x000012b0 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_DECIMATION(enum mdp5_pipe i0) { return 0x000012b4 + 0x400*i0; } |
| #define MDP5_PIPE_DECIMATION_VERT__MASK 0x000000ff |
| #define MDP5_PIPE_DECIMATION_VERT__SHIFT 0 |
| static inline uint32_t MDP5_PIPE_DECIMATION_VERT(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_DECIMATION_VERT__SHIFT) & MDP5_PIPE_DECIMATION_VERT__MASK; |
| } |
| #define MDP5_PIPE_DECIMATION_HORZ__MASK 0x0000ff00 |
| #define MDP5_PIPE_DECIMATION_HORZ__SHIFT 8 |
| static inline uint32_t MDP5_PIPE_DECIMATION_HORZ(uint32_t val) |
| { |
| return ((val) << MDP5_PIPE_DECIMATION_HORZ__SHIFT) & MDP5_PIPE_DECIMATION_HORZ__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SCALE_CONFIG(enum mdp5_pipe i0) { return 0x00001404 + 0x400*i0; } |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEX_EN 0x00000001 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEY_EN 0x00000002 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEX_MIN_FILTER__MASK 0x00000300 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEX_MIN_FILTER__SHIFT 8 |
| static inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEX_MIN_FILTER(enum mdp5_scale_filter val) |
| { |
| return ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEX_MIN_FILTER__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEX_MIN_FILTER__MASK; |
| } |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEY_MIN_FILTER__MASK 0x00000c00 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEY_MIN_FILTER__SHIFT 10 |
| static inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEY_MIN_FILTER(enum mdp5_scale_filter val) |
| { |
| return ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEY_MIN_FILTER__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEY_MIN_FILTER__MASK; |
| } |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEX_CR_FILTER__MASK 0x00003000 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEX_CR_FILTER__SHIFT 12 |
| static inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEX_CR_FILTER(enum mdp5_scale_filter val) |
| { |
| return ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEX_CR_FILTER__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEX_CR_FILTER__MASK; |
| } |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEY_CR_FILTER__MASK 0x0000c000 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEY_CR_FILTER__SHIFT 14 |
| static inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEY_CR_FILTER(enum mdp5_scale_filter val) |
| { |
| return ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEY_CR_FILTER__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEY_CR_FILTER__MASK; |
| } |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEX_MAX_FILTER__MASK 0x00030000 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEX_MAX_FILTER__SHIFT 16 |
| static inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEX_MAX_FILTER(enum mdp5_scale_filter val) |
| { |
| return ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEX_MAX_FILTER__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEX_MAX_FILTER__MASK; |
| } |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEY_MAX_FILTER__MASK 0x000c0000 |
| #define MDP5_PIPE_SCALE_CONFIG_SCALEY_MAX_FILTER__SHIFT 18 |
| static inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEY_MAX_FILTER(enum mdp5_scale_filter val) |
| { |
| return ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEY_MAX_FILTER__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEY_MAX_FILTER__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_PIPE_SCALE_PHASE_STEP_X(enum mdp5_pipe i0) { return 0x00001410 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SCALE_PHASE_STEP_Y(enum mdp5_pipe i0) { return 0x00001414 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SCALE_INIT_PHASE_X(enum mdp5_pipe i0) { return 0x00001420 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_PIPE_SCALE_INIT_PHASE_Y(enum mdp5_pipe i0) { return 0x00001424 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM(uint32_t i0) { return 0x00003200 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_COLOR_OUT(uint32_t i0) { return 0x00003200 + 0x400*i0; } |
| #define MDP5_LM_BLEND_COLOR_OUT_STAGE0_FG_ALPHA 0x00000002 |
| #define MDP5_LM_BLEND_COLOR_OUT_STAGE1_FG_ALPHA 0x00000004 |
| #define MDP5_LM_BLEND_COLOR_OUT_STAGE2_FG_ALPHA 0x00000008 |
| #define MDP5_LM_BLEND_COLOR_OUT_STAGE3_FG_ALPHA 0x00000010 |
| |
| static inline uint32_t REG_MDP5_LM_OUT_SIZE(uint32_t i0) { return 0x00003204 + 0x400*i0; } |
| #define MDP5_LM_OUT_SIZE_HEIGHT__MASK 0xffff0000 |
| #define MDP5_LM_OUT_SIZE_HEIGHT__SHIFT 16 |
| static inline uint32_t MDP5_LM_OUT_SIZE_HEIGHT(uint32_t val) |
| { |
| return ((val) << MDP5_LM_OUT_SIZE_HEIGHT__SHIFT) & MDP5_LM_OUT_SIZE_HEIGHT__MASK; |
| } |
| #define MDP5_LM_OUT_SIZE_WIDTH__MASK 0x0000ffff |
| #define MDP5_LM_OUT_SIZE_WIDTH__SHIFT 0 |
| static inline uint32_t MDP5_LM_OUT_SIZE_WIDTH(uint32_t val) |
| { |
| return ((val) << MDP5_LM_OUT_SIZE_WIDTH__SHIFT) & MDP5_LM_OUT_SIZE_WIDTH__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_LM_BORDER_COLOR_0(uint32_t i0) { return 0x00003208 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_BORDER_COLOR_1(uint32_t i0) { return 0x00003210 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND(uint32_t i0, uint32_t i1) { return 0x00003220 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_OP_MODE(uint32_t i0, uint32_t i1) { return 0x00003220 + 0x400*i0 + 0x30*i1; } |
| #define MDP5_LM_BLEND_OP_MODE_FG_ALPHA__MASK 0x00000003 |
| #define MDP5_LM_BLEND_OP_MODE_FG_ALPHA__SHIFT 0 |
| static inline uint32_t MDP5_LM_BLEND_OP_MODE_FG_ALPHA(enum mdp_alpha_type val) |
| { |
| return ((val) << MDP5_LM_BLEND_OP_MODE_FG_ALPHA__SHIFT) & MDP5_LM_BLEND_OP_MODE_FG_ALPHA__MASK; |
| } |
| #define MDP5_LM_BLEND_OP_MODE_FG_INV_ALPHA 0x00000004 |
| #define MDP5_LM_BLEND_OP_MODE_FG_MOD_ALPHA 0x00000008 |
| #define MDP5_LM_BLEND_OP_MODE_FG_INV_MOD_ALPHA 0x00000010 |
| #define MDP5_LM_BLEND_OP_MODE_FG_TRANSP_EN 0x00000020 |
| #define MDP5_LM_BLEND_OP_MODE_BG_ALPHA__MASK 0x00000300 |
| #define MDP5_LM_BLEND_OP_MODE_BG_ALPHA__SHIFT 8 |
| static inline uint32_t MDP5_LM_BLEND_OP_MODE_BG_ALPHA(enum mdp_alpha_type val) |
| { |
| return ((val) << MDP5_LM_BLEND_OP_MODE_BG_ALPHA__SHIFT) & MDP5_LM_BLEND_OP_MODE_BG_ALPHA__MASK; |
| } |
| #define MDP5_LM_BLEND_OP_MODE_BG_INV_ALPHA 0x00000400 |
| #define MDP5_LM_BLEND_OP_MODE_BG_MOD_ALPHA 0x00000800 |
| #define MDP5_LM_BLEND_OP_MODE_BG_INV_MOD_ALPHA 0x00001000 |
| #define MDP5_LM_BLEND_OP_MODE_BG_TRANSP_EN 0x00002000 |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_FG_ALPHA(uint32_t i0, uint32_t i1) { return 0x00003224 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_BG_ALPHA(uint32_t i0, uint32_t i1) { return 0x00003228 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_LOW0(uint32_t i0, uint32_t i1) { return 0x0000322c + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_LOW1(uint32_t i0, uint32_t i1) { return 0x00003230 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_HIGH0(uint32_t i0, uint32_t i1) { return 0x00003234 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_HIGH1(uint32_t i0, uint32_t i1) { return 0x00003238 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_LOW0(uint32_t i0, uint32_t i1) { return 0x0000323c + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_LOW1(uint32_t i0, uint32_t i1) { return 0x00003240 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_HIGH0(uint32_t i0, uint32_t i1) { return 0x00003244 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_HIGH1(uint32_t i0, uint32_t i1) { return 0x00003248 + 0x400*i0 + 0x30*i1; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_IMG_SIZE(uint32_t i0) { return 0x000032e0 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_SIZE(uint32_t i0) { return 0x000032e4 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_XY(uint32_t i0) { return 0x000032e8 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_STRIDE(uint32_t i0) { return 0x000032dc + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_FORMAT(uint32_t i0) { return 0x000032ec + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_BASE_ADDR(uint32_t i0) { return 0x000032f0 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_START_XY(uint32_t i0) { return 0x000032f4 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_BLEND_CONFIG(uint32_t i0) { return 0x000032f8 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_BLEND_PARAM(uint32_t i0) { return 0x000032fc + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_LOW0(uint32_t i0) { return 0x00003300 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_LOW1(uint32_t i0) { return 0x00003304 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_HIGH0(uint32_t i0) { return 0x00003308 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_HIGH1(uint32_t i0) { return 0x0000330c + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_LM_GC_LUT_BASE(uint32_t i0) { return 0x00003310 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP(uint32_t i0) { return 0x00004600 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_OP_MODE(uint32_t i0) { return 0x00004600 + 0x400*i0; } |
| #define MDP5_DSPP_OP_MODE_IGC_LUT_EN 0x00000001 |
| #define MDP5_DSPP_OP_MODE_IGC_TBL_IDX__MASK 0x0000000e |
| #define MDP5_DSPP_OP_MODE_IGC_TBL_IDX__SHIFT 1 |
| static inline uint32_t MDP5_DSPP_OP_MODE_IGC_TBL_IDX(uint32_t val) |
| { |
| return ((val) << MDP5_DSPP_OP_MODE_IGC_TBL_IDX__SHIFT) & MDP5_DSPP_OP_MODE_IGC_TBL_IDX__MASK; |
| } |
| #define MDP5_DSPP_OP_MODE_PCC_EN 0x00000010 |
| #define MDP5_DSPP_OP_MODE_DITHER_EN 0x00000100 |
| #define MDP5_DSPP_OP_MODE_HIST_EN 0x00010000 |
| #define MDP5_DSPP_OP_MODE_AUTO_CLEAR 0x00020000 |
| #define MDP5_DSPP_OP_MODE_HIST_LUT_EN 0x00080000 |
| #define MDP5_DSPP_OP_MODE_PA_EN 0x00100000 |
| #define MDP5_DSPP_OP_MODE_GAMUT_EN 0x00800000 |
| #define MDP5_DSPP_OP_MODE_GAMUT_ORDER 0x01000000 |
| |
| static inline uint32_t REG_MDP5_DSPP_PCC_BASE(uint32_t i0) { return 0x00004630 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_DITHER_DEPTH(uint32_t i0) { return 0x00004750 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_HIST_CTL_BASE(uint32_t i0) { return 0x00004810 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_HIST_LUT_BASE(uint32_t i0) { return 0x00004830 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_HIST_LUT_SWAP(uint32_t i0) { return 0x00004834 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_PA_BASE(uint32_t i0) { return 0x00004838 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_GAMUT_BASE(uint32_t i0) { return 0x000048dc + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_DSPP_GC_BASE(uint32_t i0) { return 0x000048b0 + 0x400*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF(uint32_t i0) { return 0x00012500 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TIMING_ENGINE_EN(uint32_t i0) { return 0x00012500 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_CONFIG(uint32_t i0) { return 0x00012504 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_HSYNC_CTL(uint32_t i0) { return 0x00012508 + 0x200*i0; } |
| #define MDP5_INTF_HSYNC_CTL_PULSEW__MASK 0x0000ffff |
| #define MDP5_INTF_HSYNC_CTL_PULSEW__SHIFT 0 |
| static inline uint32_t MDP5_INTF_HSYNC_CTL_PULSEW(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_HSYNC_CTL_PULSEW__SHIFT) & MDP5_INTF_HSYNC_CTL_PULSEW__MASK; |
| } |
| #define MDP5_INTF_HSYNC_CTL_PERIOD__MASK 0xffff0000 |
| #define MDP5_INTF_HSYNC_CTL_PERIOD__SHIFT 16 |
| static inline uint32_t MDP5_INTF_HSYNC_CTL_PERIOD(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_HSYNC_CTL_PERIOD__SHIFT) & MDP5_INTF_HSYNC_CTL_PERIOD__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_INTF_VSYNC_PERIOD_F0(uint32_t i0) { return 0x0001250c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_VSYNC_PERIOD_F1(uint32_t i0) { return 0x00012510 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_VSYNC_LEN_F0(uint32_t i0) { return 0x00012514 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_VSYNC_LEN_F1(uint32_t i0) { return 0x00012518 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DISPLAY_VSTART_F0(uint32_t i0) { return 0x0001251c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DISPLAY_VSTART_F1(uint32_t i0) { return 0x00012520 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DISPLAY_VEND_F0(uint32_t i0) { return 0x00012524 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DISPLAY_VEND_F1(uint32_t i0) { return 0x00012528 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_ACTIVE_VSTART_F0(uint32_t i0) { return 0x0001252c + 0x200*i0; } |
| #define MDP5_INTF_ACTIVE_VSTART_F0_VAL__MASK 0x7fffffff |
| #define MDP5_INTF_ACTIVE_VSTART_F0_VAL__SHIFT 0 |
| static inline uint32_t MDP5_INTF_ACTIVE_VSTART_F0_VAL(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_ACTIVE_VSTART_F0_VAL__SHIFT) & MDP5_INTF_ACTIVE_VSTART_F0_VAL__MASK; |
| } |
| #define MDP5_INTF_ACTIVE_VSTART_F0_ACTIVE_V_ENABLE 0x80000000 |
| |
| static inline uint32_t REG_MDP5_INTF_ACTIVE_VSTART_F1(uint32_t i0) { return 0x00012530 + 0x200*i0; } |
| #define MDP5_INTF_ACTIVE_VSTART_F1_VAL__MASK 0x7fffffff |
| #define MDP5_INTF_ACTIVE_VSTART_F1_VAL__SHIFT 0 |
| static inline uint32_t MDP5_INTF_ACTIVE_VSTART_F1_VAL(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_ACTIVE_VSTART_F1_VAL__SHIFT) & MDP5_INTF_ACTIVE_VSTART_F1_VAL__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_INTF_ACTIVE_VEND_F0(uint32_t i0) { return 0x00012534 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_ACTIVE_VEND_F1(uint32_t i0) { return 0x00012538 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DISPLAY_HCTL(uint32_t i0) { return 0x0001253c + 0x200*i0; } |
| #define MDP5_INTF_DISPLAY_HCTL_START__MASK 0x0000ffff |
| #define MDP5_INTF_DISPLAY_HCTL_START__SHIFT 0 |
| static inline uint32_t MDP5_INTF_DISPLAY_HCTL_START(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_DISPLAY_HCTL_START__SHIFT) & MDP5_INTF_DISPLAY_HCTL_START__MASK; |
| } |
| #define MDP5_INTF_DISPLAY_HCTL_END__MASK 0xffff0000 |
| #define MDP5_INTF_DISPLAY_HCTL_END__SHIFT 16 |
| static inline uint32_t MDP5_INTF_DISPLAY_HCTL_END(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_DISPLAY_HCTL_END__SHIFT) & MDP5_INTF_DISPLAY_HCTL_END__MASK; |
| } |
| |
| static inline uint32_t REG_MDP5_INTF_ACTIVE_HCTL(uint32_t i0) { return 0x00012540 + 0x200*i0; } |
| #define MDP5_INTF_ACTIVE_HCTL_START__MASK 0x00007fff |
| #define MDP5_INTF_ACTIVE_HCTL_START__SHIFT 0 |
| static inline uint32_t MDP5_INTF_ACTIVE_HCTL_START(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_ACTIVE_HCTL_START__SHIFT) & MDP5_INTF_ACTIVE_HCTL_START__MASK; |
| } |
| #define MDP5_INTF_ACTIVE_HCTL_END__MASK 0x7fff0000 |
| #define MDP5_INTF_ACTIVE_HCTL_END__SHIFT 16 |
| static inline uint32_t MDP5_INTF_ACTIVE_HCTL_END(uint32_t val) |
| { |
| return ((val) << MDP5_INTF_ACTIVE_HCTL_END__SHIFT) & MDP5_INTF_ACTIVE_HCTL_END__MASK; |
| } |
| #define MDP5_INTF_ACTIVE_HCTL_ACTIVE_H_ENABLE 0x80000000 |
| |
| static inline uint32_t REG_MDP5_INTF_BORDER_COLOR(uint32_t i0) { return 0x00012544 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_UNDERFLOW_COLOR(uint32_t i0) { return 0x00012548 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_HSYNC_SKEW(uint32_t i0) { return 0x0001254c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_POLARITY_CTL(uint32_t i0) { return 0x00012550 + 0x200*i0; } |
| #define MDP5_INTF_POLARITY_CTL_HSYNC_LOW 0x00000001 |
| #define MDP5_INTF_POLARITY_CTL_VSYNC_LOW 0x00000002 |
| #define MDP5_INTF_POLARITY_CTL_DATA_EN_LOW 0x00000004 |
| |
| static inline uint32_t REG_MDP5_INTF_TEST_CTL(uint32_t i0) { return 0x00012554 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TP_COLOR0(uint32_t i0) { return 0x00012558 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TP_COLOR1(uint32_t i0) { return 0x0001255c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DSI_CMD_MODE_TRIGGER_EN(uint32_t i0) { return 0x00012584 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_PANEL_FORMAT(uint32_t i0) { return 0x00012590 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_FRAME_LINE_COUNT_EN(uint32_t i0) { return 0x000125a8 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_FRAME_COUNT(uint32_t i0) { return 0x000125ac + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_LINE_COUNT(uint32_t i0) { return 0x000125b0 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DEFLICKER_CONFIG(uint32_t i0) { return 0x000125f0 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DEFLICKER_STRNG_COEFF(uint32_t i0) { return 0x000125f4 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_DEFLICKER_WEAK_COEFF(uint32_t i0) { return 0x000125f8 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_ENABLE(uint32_t i0) { return 0x00012600 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_MAIN_CONTROL(uint32_t i0) { return 0x00012604 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_VIDEO_CONFIG(uint32_t i0) { return 0x00012608 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_COMPONENT_LIMITS(uint32_t i0) { return 0x0001260c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_RECTANGLE(uint32_t i0) { return 0x00012610 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_INITIAL_VALUE(uint32_t i0) { return 0x00012614 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_BLK_WHITE_PATTERN_FRAME(uint32_t i0) { return 0x00012618 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_INTF_TPG_RGB_MAPPING(uint32_t i0) { return 0x0001261c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD(uint32_t i0) { return 0x00013100 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_BYPASS(uint32_t i0) { return 0x00013100 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CTRL_0(uint32_t i0) { return 0x00013104 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CTRL_1(uint32_t i0) { return 0x00013108 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_FRAME_SIZE(uint32_t i0) { return 0x0001310c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CON_CTRL_0(uint32_t i0) { return 0x00013110 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CON_CTRL_1(uint32_t i0) { return 0x00013114 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_STR_MAN(uint32_t i0) { return 0x00013118 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_VAR(uint32_t i0) { return 0x0001311c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_DITH(uint32_t i0) { return 0x00013120 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_DITH_CTRL(uint32_t i0) { return 0x00013124 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_AMP_LIM(uint32_t i0) { return 0x00013128 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_SLOPE(uint32_t i0) { return 0x0001312c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_BW_LVL(uint32_t i0) { return 0x00013130 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_LOGO_POS(uint32_t i0) { return 0x00013134 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_LUT_FI(uint32_t i0) { return 0x00013138 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_LUT_CC(uint32_t i0) { return 0x0001317c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_STR_LIM(uint32_t i0) { return 0x000131c8 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CALIB_AB(uint32_t i0) { return 0x000131cc + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CALIB_CD(uint32_t i0) { return 0x000131d0 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_MODE_SEL(uint32_t i0) { return 0x000131d4 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_TFILT_CTRL(uint32_t i0) { return 0x000131d8 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_BL_MINMAX(uint32_t i0) { return 0x000131dc + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_BL(uint32_t i0) { return 0x000131e0 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_BL_MAX(uint32_t i0) { return 0x000131e8 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_AL(uint32_t i0) { return 0x000131ec + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_AL_MIN(uint32_t i0) { return 0x000131f0 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_AL_FILT(uint32_t i0) { return 0x000131f4 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CFG_BUF(uint32_t i0) { return 0x000131f8 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_LUT_AL(uint32_t i0) { return 0x00013200 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_TARG_STR(uint32_t i0) { return 0x00013244 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_START_CALC(uint32_t i0) { return 0x00013248 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_STR_OUT(uint32_t i0) { return 0x0001324c + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_BL_OUT(uint32_t i0) { return 0x00013254 + 0x200*i0; } |
| |
| static inline uint32_t REG_MDP5_AD_CALC_DONE(uint32_t i0) { return 0x00013258 + 0x200*i0; } |
| |
| |
| #endif /* MDP5_XML */ |
