Sign in
gem5
/
arm
/
linux
/
39a6eebda253aa34d659ca9436e3c32ef60473f1
/
.
/
arch
/
m32r
/
include
/
asm
/
cache.h
blob: 40b3ee98193dbf5177299ee1cfb82c673e749a7d [
file
] [
log
] [
blame
]
#ifndef
_ASM_M32R_CACHE_H
#define
_ASM_M32R_CACHE_H
/* L1 cache line size */
#define
L1_CACHE_SHIFT
4
#define
L1_CACHE_BYTES
(
1
<<
L1_CACHE_SHIFT
)
#endif
/* _ASM_M32R_CACHE_H */