Sign in
gem5
/
arm
/
linux
/
60fdb44a23cbc5d8db224577e14ea667d7c53478
/
.
/
Documentation
/
devicetree
/
bindings
/
reset
/
st,stm32-rcc.txt
blob: 01db34375192e64e151d68ea77805bc987885109 [
file
] [
log
] [
blame
]
STMicroelectronics STM32 Peripheral Reset Controller
====================================================
The RCC IP is both a reset and a clock controller.
Please see Documentation/devicetree/bindings/clock/st,stm32-rcc.txt