| /* |
| * SH7203 and SH7263 Setup |
| * |
| * Copyright (C) 2007 Paul Mundt |
| * |
| * This file is subject to the terms and conditions of the GNU General Public |
| * License. See the file "COPYING" in the main directory of this archive |
| * for more details. |
| */ |
| #include <linux/platform_device.h> |
| #include <linux/init.h> |
| #include <linux/serial.h> |
| #include <linux/serial_sci.h> |
| |
| enum { |
| UNUSED = 0, |
| |
| /* interrupt sources */ |
| IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, |
| PINT0, PINT1, PINT2, PINT3, PINT4, PINT5, PINT6, PINT7, |
| DMAC0_DEI, DMAC0_HEI, DMAC1_DEI, DMAC1_HEI, |
| DMAC2_DEI, DMAC2_HEI, DMAC3_DEI, DMAC3_HEI, |
| DMAC4_DEI, DMAC4_HEI, DMAC5_DEI, DMAC5_HEI, |
| DMAC6_DEI, DMAC6_HEI, DMAC7_DEI, DMAC7_HEI, |
| USB, LCDC, CMT0, CMT1, BSC, WDT, |
| MTU2_TGI0A, MTU2_TGI0B, MTU2_TGI0C, MTU2_TGI0D, |
| MTU2_TCI0V, MTU2_TGI0E, MTU2_TGI0F, |
| MTU2_TGI1A, MTU2_TGI1B, MTU2_TCI1V, MTU2_TCI1U, |
| MTU2_TGI2A, MTU2_TGI2B, MTU2_TCI2V, MTU2_TCI2U, |
| MTU2_TGI3A, MTU2_TGI3B, MTU2_TGI3C, MTU2_TGI3D, MTU2_TCI3V, |
| MTU2_TGI4A, MTU2_TGI4B, MTU2_TGI4C, MTU2_TGI4D, MTU2_TCI4V, |
| ADC_ADI, |
| IIC30_STPI, IIC30_NAKI, IIC30_RXI, IIC30_TXI, IIC30_TEI, |
| IIC31_STPI, IIC31_NAKI, IIC31_RXI, IIC31_TXI, IIC31_TEI, |
| IIC32_STPI, IIC32_NAKI, IIC32_RXI, IIC32_TXI, IIC32_TEI, |
| IIC33_STPI, IIC33_NAKI, IIC33_RXI, IIC33_TXI, IIC33_TEI, |
| SCIF0_BRI, SCIF0_ERI, SCIF0_RXI, SCIF0_TXI, |
| SCIF1_BRI, SCIF1_ERI, SCIF1_RXI, SCIF1_TXI, |
| SCIF2_BRI, SCIF2_ERI, SCIF2_RXI, SCIF2_TXI, |
| SCIF3_BRI, SCIF3_ERI, SCIF3_RXI, SCIF3_TXI, |
| SSU0_SSERI, SSU0_SSRXI, SSU0_SSTXI, |
| SSU1_SSERI, SSU1_SSRXI, SSU1_SSTXI, |
| SSI0_SSII, SSI1_SSII, SSI2_SSII, SSI3_SSII, |
| |
| /* ROM-DEC, SDHI, SRC, and IEB are SH7263 specific */ |
| ROMDEC_ISY, ROMDEC_IERR, ROMDEC_IARG, ROMDEC_ISEC, ROMDEC_IBUF, |
| ROMDEC_IREADY, |
| |
| FLCTL_FLSTEI, FLCTL_FLTENDI, FLCTL_FLTREQ0I, FLCTL_FLTREQ1I, |
| |
| SDHI3, SDHI0, SDHI1, |
| |
| RTC_ARM, RTC_PRD, RTC_CUP, |
| RCAN0_ERS, RCAN0_OVR, RCAN0_RM0, RCAN0_RM1, RCAN0_SLE, |
| RCAN1_ERS, RCAN1_OVR, RCAN1_RM0, RCAN1_RM1, RCAN1_SLE, |
| |
| SRC_OVF, SRC_ODFI, SRC_IDEI, IEBI, |
| |
| /* interrupt groups */ |
| PINT, DMAC0, DMAC1, DMAC2, DMAC3, DMAC4, DMAC5, DMAC6, DMAC7, |
| MTU0_ABCD, MTU0_VEF, MTU1_AB, MTU1_VU, MTU2_AB, MTU2_VU, |
| MTU3_ABCD, MTU4_ABCD, |
| IIC30, IIC31, IIC32, IIC33, SCIF0, SCIF1, SCIF2, SCIF3, |
| SSU0, SSU1, ROMDEC, SDHI, FLCTL, RTC, RCAN0, RCAN1, SRC |
| }; |
| |
| static struct intc_vect vectors[] __initdata = { |
| INTC_IRQ(IRQ0, 64), INTC_IRQ(IRQ1, 65), |
| INTC_IRQ(IRQ2, 66), INTC_IRQ(IRQ3, 67), |
| INTC_IRQ(IRQ4, 68), INTC_IRQ(IRQ5, 69), |
| INTC_IRQ(IRQ6, 70), INTC_IRQ(IRQ7, 71), |
| INTC_IRQ(PINT0, 80), INTC_IRQ(PINT1, 81), |
| INTC_IRQ(PINT2, 82), INTC_IRQ(PINT3, 83), |
| INTC_IRQ(PINT4, 84), INTC_IRQ(PINT5, 85), |
| INTC_IRQ(PINT6, 86), INTC_IRQ(PINT7, 87), |
| INTC_IRQ(DMAC0_DEI, 108), INTC_IRQ(DMAC0_HEI, 109), |
| INTC_IRQ(DMAC1_DEI, 112), INTC_IRQ(DMAC1_HEI, 113), |
| INTC_IRQ(DMAC2_DEI, 116), INTC_IRQ(DMAC2_HEI, 117), |
| INTC_IRQ(DMAC3_DEI, 120), INTC_IRQ(DMAC3_HEI, 121), |
| INTC_IRQ(DMAC4_DEI, 124), INTC_IRQ(DMAC4_HEI, 125), |
| INTC_IRQ(DMAC5_DEI, 128), INTC_IRQ(DMAC5_HEI, 129), |
| INTC_IRQ(DMAC6_DEI, 132), INTC_IRQ(DMAC6_HEI, 133), |
| INTC_IRQ(DMAC7_DEI, 136), INTC_IRQ(DMAC7_HEI, 137), |
| INTC_IRQ(USB, 140), INTC_IRQ(LCDC, 141), |
| INTC_IRQ(CMT0, 142), INTC_IRQ(CMT1, 143), |
| INTC_IRQ(BSC, 144), INTC_IRQ(WDT, 145), |
| INTC_IRQ(MTU2_TGI0A, 146), INTC_IRQ(MTU2_TGI0B, 147), |
| INTC_IRQ(MTU2_TGI0C, 148), INTC_IRQ(MTU2_TGI0D, 149), |
| INTC_IRQ(MTU2_TCI0V, 150), |
| INTC_IRQ(MTU2_TGI0E, 151), INTC_IRQ(MTU2_TGI0F, 152), |
| INTC_IRQ(MTU2_TGI1A, 153), INTC_IRQ(MTU2_TGI1B, 154), |
| INTC_IRQ(MTU2_TCI1V, 155), INTC_IRQ(MTU2_TCI1U, 156), |
| INTC_IRQ(MTU2_TGI2A, 157), INTC_IRQ(MTU2_TGI2B, 158), |
| INTC_IRQ(MTU2_TCI2V, 159), INTC_IRQ(MTU2_TCI2U, 160), |
| INTC_IRQ(MTU2_TGI3A, 161), INTC_IRQ(MTU2_TGI3B, 162), |
| INTC_IRQ(MTU2_TGI3C, 163), INTC_IRQ(MTU2_TGI3D, 164), |
| INTC_IRQ(MTU2_TCI3V, 165), |
| INTC_IRQ(MTU2_TGI4A, 166), INTC_IRQ(MTU2_TGI4B, 167), |
| INTC_IRQ(MTU2_TGI4C, 168), INTC_IRQ(MTU2_TGI4D, 169), |
| INTC_IRQ(MTU2_TCI4V, 170), |
| INTC_IRQ(ADC_ADI, 171), |
| INTC_IRQ(IIC30_STPI, 172), INTC_IRQ(IIC30_NAKI, 173), |
| INTC_IRQ(IIC30_RXI, 174), INTC_IRQ(IIC30_TXI, 175), |
| INTC_IRQ(IIC30_TEI, 176), |
| INTC_IRQ(IIC31_STPI, 177), INTC_IRQ(IIC31_NAKI, 178), |
| INTC_IRQ(IIC31_RXI, 179), INTC_IRQ(IIC31_TXI, 180), |
| INTC_IRQ(IIC31_TEI, 181), |
| INTC_IRQ(IIC32_STPI, 182), INTC_IRQ(IIC32_NAKI, 183), |
| INTC_IRQ(IIC32_RXI, 184), INTC_IRQ(IIC32_TXI, 185), |
| INTC_IRQ(IIC32_TEI, 186), |
| INTC_IRQ(IIC33_STPI, 187), INTC_IRQ(IIC33_NAKI, 188), |
| INTC_IRQ(IIC33_RXI, 189), INTC_IRQ(IIC33_TXI, 190), |
| INTC_IRQ(IIC33_TEI, 191), |
| INTC_IRQ(SCIF0_BRI, 192), INTC_IRQ(SCIF0_ERI, 193), |
| INTC_IRQ(SCIF0_RXI, 194), INTC_IRQ(SCIF0_TXI, 195), |
| INTC_IRQ(SCIF1_BRI, 196), INTC_IRQ(SCIF1_ERI, 197), |
| INTC_IRQ(SCIF1_RXI, 198), INTC_IRQ(SCIF1_TXI, 199), |
| INTC_IRQ(SCIF2_BRI, 200), INTC_IRQ(SCIF2_ERI, 201), |
| INTC_IRQ(SCIF2_RXI, 202), INTC_IRQ(SCIF2_TXI, 203), |
| INTC_IRQ(SCIF3_BRI, 204), INTC_IRQ(SCIF3_ERI, 205), |
| INTC_IRQ(SCIF3_RXI, 206), INTC_IRQ(SCIF3_TXI, 207), |
| INTC_IRQ(SSU0_SSERI, 208), INTC_IRQ(SSU0_SSRXI, 209), |
| INTC_IRQ(SSU0_SSTXI, 210), |
| INTC_IRQ(SSU1_SSERI, 211), INTC_IRQ(SSU1_SSRXI, 212), |
| INTC_IRQ(SSU1_SSTXI, 213), |
| INTC_IRQ(SSI0_SSII, 214), INTC_IRQ(SSI1_SSII, 215), |
| INTC_IRQ(SSI2_SSII, 216), INTC_IRQ(SSI3_SSII, 217), |
| INTC_IRQ(FLCTL_FLSTEI, 224), INTC_IRQ(FLCTL_FLTENDI, 225), |
| INTC_IRQ(FLCTL_FLTREQ0I, 226), INTC_IRQ(FLCTL_FLTREQ1I, 227), |
| INTC_IRQ(RTC_ARM, 231), INTC_IRQ(RTC_PRD, 232), |
| INTC_IRQ(RTC_CUP, 233), |
| INTC_IRQ(RCAN0_ERS, 234), INTC_IRQ(RCAN0_OVR, 235), |
| INTC_IRQ(RCAN0_RM0, 236), INTC_IRQ(RCAN0_RM1, 237), |
| INTC_IRQ(RCAN0_SLE, 238), |
| INTC_IRQ(RCAN1_ERS, 239), INTC_IRQ(RCAN1_OVR, 240), |
| INTC_IRQ(RCAN1_RM0, 241), INTC_IRQ(RCAN1_RM1, 242), |
| INTC_IRQ(RCAN1_SLE, 243), |
| |
| /* SH7263-specific trash */ |
| #ifdef CONFIG_CPU_SUBTYPE_SH7263 |
| INTC_IRQ(ROMDEC_ISY, 218), INTC_IRQ(ROMDEC_IERR, 219), |
| INTC_IRQ(ROMDEC_IARG, 220), INTC_IRQ(ROMDEC_ISEC, 221), |
| INTC_IRQ(ROMDEC_IBUF, 222), INTC_IRQ(ROMDEC_IREADY, 223), |
| |
| INTC_IRQ(SDHI3, 228), INTC_IRQ(SDHI0, 229), INTC_IRQ(SDHI1, 230), |
| |
| INTC_IRQ(SRC_OVF, 244), INTC_IRQ(SRC_ODFI, 245), |
| INTC_IRQ(SRC_IDEI, 246), |
| |
| INTC_IRQ(IEBI, 247), |
| #endif |
| }; |
| |
| static struct intc_group groups[] __initdata = { |
| INTC_GROUP(PINT, PINT0, PINT1, PINT2, PINT3, |
| PINT4, PINT5, PINT6, PINT7), |
| INTC_GROUP(DMAC0, DMAC0_DEI, DMAC0_HEI), |
| INTC_GROUP(DMAC1, DMAC1_DEI, DMAC1_HEI), |
| INTC_GROUP(DMAC2, DMAC2_DEI, DMAC2_HEI), |
| INTC_GROUP(DMAC3, DMAC3_DEI, DMAC3_HEI), |
| INTC_GROUP(DMAC4, DMAC4_DEI, DMAC4_HEI), |
| INTC_GROUP(DMAC5, DMAC5_DEI, DMAC5_HEI), |
| INTC_GROUP(DMAC6, DMAC6_DEI, DMAC6_HEI), |
| INTC_GROUP(DMAC7, DMAC7_DEI, DMAC7_HEI), |
| INTC_GROUP(MTU0_ABCD, MTU2_TGI0A, MTU2_TGI0B, MTU2_TGI0C, MTU2_TGI0D), |
| INTC_GROUP(MTU0_VEF, MTU2_TCI0V, MTU2_TGI0E, MTU2_TGI0F), |
| INTC_GROUP(MTU1_AB, MTU2_TGI1A, MTU2_TGI1B), |
| INTC_GROUP(MTU1_VU, MTU2_TCI1V, MTU2_TCI1U), |
| INTC_GROUP(MTU2_AB, MTU2_TGI2A, MTU2_TGI2B), |
| INTC_GROUP(MTU2_VU, MTU2_TCI2V, MTU2_TCI2U), |
| INTC_GROUP(MTU3_ABCD, MTU2_TGI3A, MTU2_TGI3B, MTU2_TGI3C, MTU2_TGI3D), |
| INTC_GROUP(MTU4_ABCD, MTU2_TGI4A, MTU2_TGI4B, MTU2_TGI4C, MTU2_TGI4D), |
| INTC_GROUP(IIC30, IIC30_STPI, IIC30_NAKI, IIC30_RXI, IIC30_TXI, |
| IIC30_TEI), |
| INTC_GROUP(IIC31, IIC31_STPI, IIC31_NAKI, IIC31_RXI, IIC31_TXI, |
| IIC31_TEI), |
| INTC_GROUP(IIC32, IIC32_STPI, IIC32_NAKI, IIC32_RXI, IIC32_TXI, |
| IIC32_TEI), |
| INTC_GROUP(IIC33, IIC33_STPI, IIC33_NAKI, IIC33_RXI, IIC33_TXI, |
| IIC33_TEI), |
| INTC_GROUP(SCIF0, SCIF0_BRI, SCIF0_ERI, SCIF0_RXI, SCIF0_TXI), |
| INTC_GROUP(SCIF1, SCIF1_BRI, SCIF1_ERI, SCIF1_RXI, SCIF1_TXI), |
| INTC_GROUP(SCIF2, SCIF2_BRI, SCIF2_ERI, SCIF2_RXI, SCIF2_TXI), |
| INTC_GROUP(SCIF3, SCIF3_BRI, SCIF3_ERI, SCIF3_RXI, SCIF3_TXI), |
| INTC_GROUP(SSU0, SSU0_SSERI, SSU0_SSRXI, SSU0_SSTXI), |
| INTC_GROUP(SSU1, SSU1_SSERI, SSU1_SSRXI, SSU1_SSTXI), |
| INTC_GROUP(FLCTL, FLCTL_FLSTEI, FLCTL_FLTENDI, FLCTL_FLTREQ0I, |
| FLCTL_FLTREQ1I), |
| INTC_GROUP(RTC, RTC_ARM, RTC_PRD, RTC_CUP), |
| INTC_GROUP(RCAN0, RCAN0_ERS, RCAN0_OVR, RCAN0_RM0, RCAN0_RM1, |
| RCAN0_SLE), |
| INTC_GROUP(RCAN1, RCAN1_ERS, RCAN1_OVR, RCAN1_RM0, RCAN1_RM1, |
| RCAN1_SLE), |
| |
| #ifdef CONFIG_CPU_SUBTYPE_SH7263 |
| INTC_GROUP(ROMDEC, ROMDEC_ISY, ROMDEC_IERR, ROMDEC_IARG, |
| ROMDEC_ISEC, ROMDEC_IBUF, ROMDEC_IREADY), |
| INTC_GROUP(SDHI, SDHI3, SDHI0, SDHI1), |
| INTC_GROUP(SRC, SRC_OVF, SRC_ODFI, SRC_IDEI), |
| #endif |
| }; |
| |
| static struct intc_prio_reg prio_registers[] __initdata = { |
| { 0xfffe0818, 0, 16, 4, /* IPR01 */ { IRQ0, IRQ1, IRQ2, IRQ3 } }, |
| { 0xfffe081a, 0, 16, 4, /* IPR02 */ { IRQ4, IRQ5, IRQ6, IRQ7 } }, |
| { 0xfffe0820, 0, 16, 4, /* IPR05 */ { PINT, 0, 0, 0 } }, |
| { 0xfffe0c00, 0, 16, 4, /* IPR06 */ { DMAC0, DMAC1, DMAC2, DMAC3 } }, |
| { 0xfffe0c02, 0, 16, 4, /* IPR07 */ { DMAC4, DMAC5, DMAC6, DMAC7 } }, |
| { 0xfffe0c04, 0, 16, 4, /* IPR08 */ { USB, LCDC, CMT0, CMT1 } }, |
| { 0xfffe0c06, 0, 16, 4, /* IPR09 */ { BSC, WDT, MTU0_ABCD, MTU0_VEF } }, |
| { 0xfffe0c08, 0, 16, 4, /* IPR10 */ { MTU1_AB, MTU1_VU, MTU2_AB, |
| MTU2_VU } }, |
| { 0xfffe0c0a, 0, 16, 4, /* IPR11 */ { MTU3_ABCD, MTU2_TCI3V, MTU4_ABCD, |
| MTU2_TCI4V } }, |
| { 0xfffe0c0c, 0, 16, 4, /* IPR12 */ { ADC_ADI, IIC30, IIC31, IIC32 } }, |
| { 0xfffe0c0e, 0, 16, 4, /* IPR13 */ { IIC33, SCIF0, SCIF1, SCIF2 } }, |
| { 0xfffe0c10, 0, 16, 4, /* IPR14 */ { SCIF3, SSU0, SSU1, SSI0_SSII } }, |
| #ifdef CONFIG_CPU_SUBTYPE_SH7203 |
| { 0xfffe0c12, 0, 16, 4, /* IPR15 */ { SSI1_SSII, SSI2_SSII, |
| SSI3_SSII, 0 } }, |
| { 0xfffe0c14, 0, 16, 4, /* IPR16 */ { FLCTL, 0, RTC, RCAN0 } }, |
| { 0xfffe0c16, 0, 16, 4, /* IPR17 */ { RCAN1, 0, 0, 0 } }, |
| #else |
| { 0xfffe0c12, 0, 16, 4, /* IPR15 */ { SSI1_SSII, SSI2_SSII, |
| SSI3_SSII, ROMDEC } }, |
| { 0xfffe0c14, 0, 16, 4, /* IPR16 */ { FLCTL, SDHI, RTC, RCAN0 } }, |
| { 0xfffe0c16, 0, 16, 4, /* IPR17 */ { RCAN1, SRC, IEBI, 0 } }, |
| #endif |
| }; |
| |
| static struct intc_mask_reg mask_registers[] __initdata = { |
| { 0xfffe0808, 0, 16, /* PINTER */ |
| { 0, 0, 0, 0, 0, 0, 0, 0, |
| PINT7, PINT6, PINT5, PINT4, PINT3, PINT2, PINT1, PINT0 } }, |
| }; |
| |
| static DECLARE_INTC_DESC(intc_desc, "sh7203", vectors, groups, |
| mask_registers, prio_registers, NULL); |
| |
| static struct plat_sci_port sci_platform_data[] = { |
| { |
| .mapbase = 0xfffe8000, |
| .flags = UPF_BOOT_AUTOCONF, |
| .type = PORT_SCIF, |
| .irqs = { 193, 194, 195, 192 }, |
| }, { |
| .mapbase = 0xfffe8800, |
| .flags = UPF_BOOT_AUTOCONF, |
| .type = PORT_SCIF, |
| .irqs = { 197, 198, 199, 196 }, |
| }, { |
| .mapbase = 0xfffe9000, |
| .flags = UPF_BOOT_AUTOCONF, |
| .type = PORT_SCIF, |
| .irqs = { 201, 202, 203, 200 }, |
| }, { |
| .mapbase = 0xfffe9800, |
| .flags = UPF_BOOT_AUTOCONF, |
| .type = PORT_SCIF, |
| .irqs = { 205, 206, 207, 204 }, |
| }, { |
| .flags = 0, |
| } |
| }; |
| |
| static struct platform_device sci_device = { |
| .name = "sh-sci", |
| .id = -1, |
| .dev = { |
| .platform_data = sci_platform_data, |
| }, |
| }; |
| |
| static struct resource rtc_resources[] = { |
| [0] = { |
| .start = 0xffff2000, |
| .end = 0xffff2000 + 0x58 - 1, |
| .flags = IORESOURCE_IO, |
| }, |
| [1] = { |
| /* Period IRQ */ |
| .start = 232, |
| .flags = IORESOURCE_IRQ, |
| }, |
| [2] = { |
| /* Carry IRQ */ |
| .start = 233, |
| .flags = IORESOURCE_IRQ, |
| }, |
| [3] = { |
| /* Alarm IRQ */ |
| .start = 231, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device rtc_device = { |
| .name = "sh-rtc", |
| .id = -1, |
| .num_resources = ARRAY_SIZE(rtc_resources), |
| .resource = rtc_resources, |
| }; |
| |
| static struct platform_device *sh7203_devices[] __initdata = { |
| &sci_device, |
| &rtc_device, |
| }; |
| |
| static int __init sh7203_devices_setup(void) |
| { |
| return platform_add_devices(sh7203_devices, |
| ARRAY_SIZE(sh7203_devices)); |
| } |
| __initcall(sh7203_devices_setup); |
| |
| void __init plat_irq_setup(void) |
| { |
| register_intc_controller(&intc_desc); |
| } |