Sign in
gem5
/
arm
/
linux
/
c76d0abd07a9c9cf72bbb5b641e1e97f92ea8f3e
/
.
/
include
/
asm-arm
/
cache.h
blob: 8d161f7c87ff7a059d26c119ece799f4675403dd [
file
] [
log
] [
blame
]
/*
* linux/include/asm-arm/cache.h
*/
#ifndef
__ASMARM_CACHE_H
#define
__ASMARM_CACHE_H
#define
L1_CACHE_SHIFT
5
#define
L1_CACHE_BYTES
(
1
<<
L1_CACHE_SHIFT
)
/*
* largest L1 which this arch supports
*/
#define
L1_CACHE_SHIFT_MAX
5
#endif