Sign in
gem5
/
arm
/
linux
/
db9d79f6e7de3e059d897234f93cbe1e55a0ed50
/
.
/
arch
/
cris
/
include
/
arch-v32
/
arch
/
hwregs
/
asm
/
cris_supp_reg.h
blob: 7d3689a6f80d8366e5e56041a3bb29780cca1d5c [
file
] [
log
] [
blame
]
#define
RW_GC_CFG
0
#define
RW_GC_CCS
1
#define
RW_GC_SRS
2
#define
RW_GC_NRP
3
#define
RW_GC_EXS
4
#define
RW_GC_EDA
5
#define
RW_GC_R0
8
#define
RW_GC_R1
9
#define
RW_GC_R2
10
#define
RW_GC_R3
11