blob: 95c34824df267e98e1e6738093f2ec7154dc36c4 [file] [log] [blame]
/*
* Copyright (c) 2007 The Hewlett-Packard Development Company
* All rights reserved.
*
* The license below extends only to copyright in the software and shall
* not be construed as granting a license to any other intellectual
* property including but not limited to intellectual property relating
* to a hardware implementation of the functionality of the software
* licensed hereunder. You may use the software subject to the license
* terms below provided that you ensure that this notice is replicated
* unmodified and in its entirety in all distributions of the software,
* modified or unmodified, in source code or in binary form.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met: redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer;
* redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution;
* neither the name of the copyright holders nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __ARCH_X86_TLB_HH__
#define __ARCH_X86_TLB_HH__
#include <list>
#include <vector>
#include "arch/generic/tlb.hh"
#include "arch/x86/pagetable.hh"
#include "base/trie.hh"
#include "mem/request.hh"
#include "params/X86TLB.hh"
#include "sim/stats.hh"
namespace gem5
{
class ThreadContext;
namespace X86ISA
{
class Walker;
class TLB : public BaseTLB
{
protected:
friend class Walker;
typedef std::list<TlbEntry *> EntryList;
uint32_t configAddress;
public:
typedef X86TLBParams Params;
TLB(const Params &p);
void takeOverFrom(BaseTLB *otlb) override {}
TlbEntry *lookup(Addr va, bool update_lru = true);
void setConfigAddress(uint32_t addr);
//concatenate Page Addr and pcid
inline Addr concAddrPcid(Addr vpn, uint64_t pcid)
{
return (vpn | pcid);
}
protected:
EntryList::iterator lookupIt(Addr va, bool update_lru = true);
Walker * walker;
public:
Walker *getWalker();
void flushAll() override;
void flushNonGlobal();
void demapPage(Addr va, uint64_t asn) override;
protected:
uint32_t size;
std::vector<TlbEntry> tlb;
EntryList freeList;
TlbEntryTrie trie;
uint64_t lruSeq;
AddrRange m5opRange;
struct TlbStats : public statistics::Group
{
TlbStats(statistics::Group *parent);
statistics::Scalar rdAccesses;
statistics::Scalar wrAccesses;
statistics::Scalar rdMisses;
statistics::Scalar wrMisses;
} stats;
Fault translateInt(bool read, RequestPtr req, ThreadContext *tc);
Fault translate(const RequestPtr &req, ThreadContext *tc,
BaseMMU::Translation *translation, BaseMMU::Mode mode,
bool &delayedResponse, bool timing);
public:
void evictLRU();
uint64_t
nextSeq()
{
return ++lruSeq;
}
Fault translateAtomic(
const RequestPtr &req, ThreadContext *tc,
BaseMMU::Mode mode) override;
Fault translateFunctional(
const RequestPtr &req, ThreadContext *tc,
BaseMMU::Mode mode) override;
void translateTiming(
const RequestPtr &req, ThreadContext *tc,
BaseMMU::Translation *translation, BaseMMU::Mode mode) override;
/**
* Do post-translation physical address finalization.
*
* Some addresses, for example requests going to the APIC,
* need post-translation updates. Such physical addresses are
* remapped into a "magic" part of the physical address space
* by this method.
*
* @param req Request to updated in-place.
* @param tc Thread context that created the request.
* @param mode Request type (read/write/execute).
* @return A fault on failure, NoFault otherwise.
*/
Fault finalizePhysical(const RequestPtr &req, ThreadContext *tc,
BaseMMU::Mode mode) const override;
TlbEntry *insert(Addr vpn, const TlbEntry &entry, uint64_t pcid);
// Checkpointing
void serialize(CheckpointOut &cp) const override;
void unserialize(CheckpointIn &cp) override;
/**
* Get the table walker port. This is used for
* migrating port connections during a CPU takeOverFrom()
* call. For architectures that do not have a table walker,
* NULL is returned, hence the use of a pointer rather than a
* reference. For X86 this method will always return a valid
* port pointer.
*
* @return A pointer to the walker port
*/
Port *getTableWalkerPort() override;
};
} // namespace X86ISA
} // namespace gem5
#endif // __ARCH_X86_TLB_HH__