| |
| ---------- Begin Simulation Statistics ---------- |
| sim_seconds 0.000263 |
| sim_ticks 263409500 |
| final_tick 263409500 |
| sim_freq 1000000000000 |
| host_inst_rate 743335 |
| host_op_rate 743323 |
| host_tick_rate 294930057 |
| host_mem_usage 276508 |
| host_seconds 0.89 |
| sim_insts 663871 |
| sim_ops 663871 |
| system.voltage_domain.voltage 1 |
| system.clk_domain.clock 1000 |
| system.physmem.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.physmem.bytes_read::cpu0.inst 18240 |
| system.physmem.bytes_read::cpu0.data 10560 |
| system.physmem.bytes_read::cpu1.inst 640 |
| system.physmem.bytes_read::cpu1.data 960 |
| system.physmem.bytes_read::cpu2.inst 3712 |
| system.physmem.bytes_read::cpu2.data 1472 |
| system.physmem.bytes_read::cpu3.inst 64 |
| system.physmem.bytes_read::cpu3.data 960 |
| system.physmem.bytes_read::total 36608 |
| system.physmem.bytes_inst_read::cpu0.inst 18240 |
| system.physmem.bytes_inst_read::cpu1.inst 640 |
| system.physmem.bytes_inst_read::cpu2.inst 3712 |
| system.physmem.bytes_inst_read::cpu3.inst 64 |
| system.physmem.bytes_inst_read::total 22656 |
| system.physmem.num_reads::cpu0.inst 285 |
| system.physmem.num_reads::cpu0.data 165 |
| system.physmem.num_reads::cpu1.inst 10 |
| system.physmem.num_reads::cpu1.data 15 |
| system.physmem.num_reads::cpu2.inst 58 |
| system.physmem.num_reads::cpu2.data 23 |
| system.physmem.num_reads::cpu3.inst 1 |
| system.physmem.num_reads::cpu3.data 15 |
| system.physmem.num_reads::total 572 |
| system.physmem.bw_read::cpu0.inst 69245794 |
| system.physmem.bw_read::cpu0.data 40089670 |
| system.physmem.bw_read::cpu1.inst 2429677 |
| system.physmem.bw_read::cpu1.data 3644515 |
| system.physmem.bw_read::cpu2.inst 14092127 |
| system.physmem.bw_read::cpu2.data 5588257 |
| system.physmem.bw_read::cpu3.inst 242968 |
| system.physmem.bw_read::cpu3.data 3644515 |
| system.physmem.bw_read::total 138977524 |
| system.physmem.bw_inst_read::cpu0.inst 69245794 |
| system.physmem.bw_inst_read::cpu1.inst 2429677 |
| system.physmem.bw_inst_read::cpu2.inst 14092127 |
| system.physmem.bw_inst_read::cpu3.inst 242968 |
| system.physmem.bw_inst_read::total 86010565 |
| system.physmem.bw_total::cpu0.inst 69245794 |
| system.physmem.bw_total::cpu0.data 40089670 |
| system.physmem.bw_total::cpu1.inst 2429677 |
| system.physmem.bw_total::cpu1.data 3644515 |
| system.physmem.bw_total::cpu2.inst 14092127 |
| system.physmem.bw_total::cpu2.data 5588257 |
| system.physmem.bw_total::cpu3.inst 242968 |
| system.physmem.bw_total::cpu3.data 3644515 |
| system.physmem.bw_total::total 138977524 |
| system.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu_clk_domain.clock 500 |
| system.cpu0.workload.numSyscalls 26 |
| system.cpu0.pwrStateResidencyTicks::ON 263409500 |
| system.cpu0.numCycles 526819 |
| system.cpu0.numWorkItemsStarted 0 |
| system.cpu0.numWorkItemsCompleted 0 |
| system.cpu0.committedInsts 158244 |
| system.cpu0.committedOps 158244 |
| system.cpu0.num_int_alu_accesses 108988 |
| system.cpu0.num_fp_alu_accesses 0 |
| system.cpu0.num_func_calls 390 |
| system.cpu0.num_conditional_control_insts 25977 |
| system.cpu0.num_int_insts 108988 |
| system.cpu0.num_fp_insts 0 |
| system.cpu0.num_int_register_reads 315122 |
| system.cpu0.num_int_register_writes 110594 |
| system.cpu0.num_fp_register_reads 0 |
| system.cpu0.num_fp_register_writes 0 |
| system.cpu0.num_mem_refs 73856 |
| system.cpu0.num_load_insts 48897 |
| system.cpu0.num_store_insts 24959 |
| system.cpu0.num_idle_cycles 0 |
| system.cpu0.num_busy_cycles 526819 |
| system.cpu0.not_idle_fraction 1 |
| system.cpu0.idle_fraction 0 |
| system.cpu0.Branches 26842 |
| system.cpu0.op_class::No_OpClass 23569 14.89% 14.89% |
| system.cpu0.op_class::IntAlu 60797 38.40% 53.29% |
| system.cpu0.op_class::IntMult 0 0.00% 53.29% |
| system.cpu0.op_class::IntDiv 0 0.00% 53.29% |
| system.cpu0.op_class::FloatAdd 0 0.00% 53.29% |
| system.cpu0.op_class::FloatCmp 0 0.00% 53.29% |
| system.cpu0.op_class::FloatCvt 0 0.00% 53.29% |
| system.cpu0.op_class::FloatMult 0 0.00% 53.29% |
| system.cpu0.op_class::FloatMultAcc 0 0.00% 53.29% |
| system.cpu0.op_class::FloatDiv 0 0.00% 53.29% |
| system.cpu0.op_class::FloatMisc 0 0.00% 53.29% |
| system.cpu0.op_class::FloatSqrt 0 0.00% 53.29% |
| system.cpu0.op_class::SimdAdd 0 0.00% 53.29% |
| system.cpu0.op_class::SimdAddAcc 0 0.00% 53.29% |
| system.cpu0.op_class::SimdAlu 0 0.00% 53.29% |
| system.cpu0.op_class::SimdCmp 0 0.00% 53.29% |
| system.cpu0.op_class::SimdCvt 0 0.00% 53.29% |
| system.cpu0.op_class::SimdMisc 0 0.00% 53.29% |
| system.cpu0.op_class::SimdMult 0 0.00% 53.29% |
| system.cpu0.op_class::SimdMultAcc 0 0.00% 53.29% |
| system.cpu0.op_class::SimdShift 0 0.00% 53.29% |
| system.cpu0.op_class::SimdShiftAcc 0 0.00% 53.29% |
| system.cpu0.op_class::SimdSqrt 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatAdd 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatAlu 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatCmp 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatCvt 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatDiv 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatMisc 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatMult 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 53.29% |
| system.cpu0.op_class::SimdFloatSqrt 0 0.00% 53.29% |
| system.cpu0.op_class::MemRead 48981 30.94% 84.23% |
| system.cpu0.op_class::MemWrite 24959 15.77% 100.00% |
| system.cpu0.op_class::FloatMemRead 0 0.00% 100.00% |
| system.cpu0.op_class::FloatMemWrite 0 0.00% 100.00% |
| system.cpu0.op_class::IprAccess 0 0.00% 100.00% |
| system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% |
| system.cpu0.op_class::total 158306 |
| system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu0.dcache.tags.replacements 2 |
| system.cpu0.dcache.tags.tagsinuse 144.946606 |
| system.cpu0.dcache.tags.total_refs 73324 |
| system.cpu0.dcache.tags.sampled_refs 167 |
| system.cpu0.dcache.tags.avg_refs 439.065868 |
| system.cpu0.dcache.tags.warmup_cycle 0 |
| system.cpu0.dcache.tags.occ_blocks::cpu0.data 144.946606 |
| system.cpu0.dcache.tags.occ_percent::cpu0.data 0.283099 |
| system.cpu0.dcache.tags.occ_percent::total 0.283099 |
| system.cpu0.dcache.tags.occ_task_id_blocks::1024 165 |
| system.cpu0.dcache.tags.age_task_id_blocks_1024::0 16 |
| system.cpu0.dcache.tags.age_task_id_blocks_1024::2 149 |
| system.cpu0.dcache.tags.occ_task_id_percent::1024 0.322266 |
| system.cpu0.dcache.tags.tag_accesses 295657 |
| system.cpu0.dcache.tags.data_accesses 295657 |
| system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu0.dcache.ReadReq_hits::cpu0.data 48717 |
| system.cpu0.dcache.ReadReq_hits::total 48717 |
| system.cpu0.dcache.WriteReq_hits::cpu0.data 24725 |
| system.cpu0.dcache.WriteReq_hits::total 24725 |
| system.cpu0.dcache.SwapReq_hits::cpu0.data 16 |
| system.cpu0.dcache.SwapReq_hits::total 16 |
| system.cpu0.dcache.demand_hits::cpu0.data 73442 |
| system.cpu0.dcache.demand_hits::total 73442 |
| system.cpu0.dcache.overall_hits::cpu0.data 73442 |
| system.cpu0.dcache.overall_hits::total 73442 |
| system.cpu0.dcache.ReadReq_misses::cpu0.data 170 |
| system.cpu0.dcache.ReadReq_misses::total 170 |
| system.cpu0.dcache.WriteReq_misses::cpu0.data 183 |
| system.cpu0.dcache.WriteReq_misses::total 183 |
| system.cpu0.dcache.SwapReq_misses::cpu0.data 26 |
| system.cpu0.dcache.SwapReq_misses::total 26 |
| system.cpu0.dcache.demand_misses::cpu0.data 353 |
| system.cpu0.dcache.demand_misses::total 353 |
| system.cpu0.dcache.overall_misses::cpu0.data 353 |
| system.cpu0.dcache.overall_misses::total 353 |
| system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 4701000 |
| system.cpu0.dcache.ReadReq_miss_latency::total 4701000 |
| system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 6585500 |
| system.cpu0.dcache.WriteReq_miss_latency::total 6585500 |
| system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 400000 |
| system.cpu0.dcache.SwapReq_miss_latency::total 400000 |
| system.cpu0.dcache.demand_miss_latency::cpu0.data 11286500 |
| system.cpu0.dcache.demand_miss_latency::total 11286500 |
| system.cpu0.dcache.overall_miss_latency::cpu0.data 11286500 |
| system.cpu0.dcache.overall_miss_latency::total 11286500 |
| system.cpu0.dcache.ReadReq_accesses::cpu0.data 48887 |
| system.cpu0.dcache.ReadReq_accesses::total 48887 |
| system.cpu0.dcache.WriteReq_accesses::cpu0.data 24908 |
| system.cpu0.dcache.WriteReq_accesses::total 24908 |
| system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 |
| system.cpu0.dcache.SwapReq_accesses::total 42 |
| system.cpu0.dcache.demand_accesses::cpu0.data 73795 |
| system.cpu0.dcache.demand_accesses::total 73795 |
| system.cpu0.dcache.overall_accesses::cpu0.data 73795 |
| system.cpu0.dcache.overall_accesses::total 73795 |
| system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.003477 |
| system.cpu0.dcache.ReadReq_miss_rate::total 0.003477 |
| system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007347 |
| system.cpu0.dcache.WriteReq_miss_rate::total 0.007347 |
| system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.619048 |
| system.cpu0.dcache.SwapReq_miss_rate::total 0.619048 |
| system.cpu0.dcache.demand_miss_rate::cpu0.data 0.004784 |
| system.cpu0.dcache.demand_miss_rate::total 0.004784 |
| system.cpu0.dcache.overall_miss_rate::cpu0.data 0.004784 |
| system.cpu0.dcache.overall_miss_rate::total 0.004784 |
| system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 27652.941176 |
| system.cpu0.dcache.ReadReq_avg_miss_latency::total 27652.941176 |
| system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 35986.338798 |
| system.cpu0.dcache.WriteReq_avg_miss_latency::total 35986.338798 |
| system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 15384.615385 |
| system.cpu0.dcache.SwapReq_avg_miss_latency::total 15384.615385 |
| system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31973.087819 |
| system.cpu0.dcache.demand_avg_miss_latency::total 31973.087819 |
| system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31973.087819 |
| system.cpu0.dcache.overall_avg_miss_latency::total 31973.087819 |
| system.cpu0.dcache.blocked_cycles::no_mshrs 0 |
| system.cpu0.dcache.blocked_cycles::no_targets 0 |
| system.cpu0.dcache.blocked::no_mshrs 0 |
| system.cpu0.dcache.blocked::no_targets 0 |
| system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan |
| system.cpu0.dcache.avg_blocked_cycles::no_targets nan |
| system.cpu0.dcache.writebacks::writebacks 1 |
| system.cpu0.dcache.writebacks::total 1 |
| system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 170 |
| system.cpu0.dcache.ReadReq_mshr_misses::total 170 |
| system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 183 |
| system.cpu0.dcache.WriteReq_mshr_misses::total 183 |
| system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 26 |
| system.cpu0.dcache.SwapReq_mshr_misses::total 26 |
| system.cpu0.dcache.demand_mshr_misses::cpu0.data 353 |
| system.cpu0.dcache.demand_mshr_misses::total 353 |
| system.cpu0.dcache.overall_mshr_misses::cpu0.data 353 |
| system.cpu0.dcache.overall_mshr_misses::total 353 |
| system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4531000 |
| system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4531000 |
| system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6402500 |
| system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6402500 |
| system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 374000 |
| system.cpu0.dcache.SwapReq_mshr_miss_latency::total 374000 |
| system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 10933500 |
| system.cpu0.dcache.demand_mshr_miss_latency::total 10933500 |
| system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10933500 |
| system.cpu0.dcache.overall_mshr_miss_latency::total 10933500 |
| system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.003477 |
| system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.003477 |
| system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.007347 |
| system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.007347 |
| system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.619048 |
| system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.619048 |
| system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.004784 |
| system.cpu0.dcache.demand_mshr_miss_rate::total 0.004784 |
| system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.004784 |
| system.cpu0.dcache.overall_mshr_miss_rate::total 0.004784 |
| system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26652.941176 |
| system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26652.941176 |
| system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 34986.338798 |
| system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34986.338798 |
| system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 14384.615385 |
| system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14384.615385 |
| system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 30973.087819 |
| system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30973.087819 |
| system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 30973.087819 |
| system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30973.087819 |
| system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu0.icache.tags.replacements 215 |
| system.cpu0.icache.tags.tagsinuse 211.173601 |
| system.cpu0.icache.tags.total_refs 157840 |
| system.cpu0.icache.tags.sampled_refs 467 |
| system.cpu0.icache.tags.avg_refs 337.987152 |
| system.cpu0.icache.tags.warmup_cycle 0 |
| system.cpu0.icache.tags.occ_blocks::cpu0.inst 211.173601 |
| system.cpu0.icache.tags.occ_percent::cpu0.inst 0.412448 |
| system.cpu0.icache.tags.occ_percent::total 0.412448 |
| system.cpu0.icache.tags.occ_task_id_blocks::1024 252 |
| system.cpu0.icache.tags.age_task_id_blocks_1024::0 53 |
| system.cpu0.icache.tags.age_task_id_blocks_1024::2 199 |
| system.cpu0.icache.tags.occ_task_id_percent::1024 0.492188 |
| system.cpu0.icache.tags.tag_accesses 158774 |
| system.cpu0.icache.tags.data_accesses 158774 |
| system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu0.icache.ReadReq_hits::cpu0.inst 157840 |
| system.cpu0.icache.ReadReq_hits::total 157840 |
| system.cpu0.icache.demand_hits::cpu0.inst 157840 |
| system.cpu0.icache.demand_hits::total 157840 |
| system.cpu0.icache.overall_hits::cpu0.inst 157840 |
| system.cpu0.icache.overall_hits::total 157840 |
| system.cpu0.icache.ReadReq_misses::cpu0.inst 467 |
| system.cpu0.icache.ReadReq_misses::total 467 |
| system.cpu0.icache.demand_misses::cpu0.inst 467 |
| system.cpu0.icache.demand_misses::total 467 |
| system.cpu0.icache.overall_misses::cpu0.inst 467 |
| system.cpu0.icache.overall_misses::total 467 |
| system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 20426000 |
| system.cpu0.icache.ReadReq_miss_latency::total 20426000 |
| system.cpu0.icache.demand_miss_latency::cpu0.inst 20426000 |
| system.cpu0.icache.demand_miss_latency::total 20426000 |
| system.cpu0.icache.overall_miss_latency::cpu0.inst 20426000 |
| system.cpu0.icache.overall_miss_latency::total 20426000 |
| system.cpu0.icache.ReadReq_accesses::cpu0.inst 158307 |
| system.cpu0.icache.ReadReq_accesses::total 158307 |
| system.cpu0.icache.demand_accesses::cpu0.inst 158307 |
| system.cpu0.icache.demand_accesses::total 158307 |
| system.cpu0.icache.overall_accesses::cpu0.inst 158307 |
| system.cpu0.icache.overall_accesses::total 158307 |
| system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.002950 |
| system.cpu0.icache.ReadReq_miss_rate::total 0.002950 |
| system.cpu0.icache.demand_miss_rate::cpu0.inst 0.002950 |
| system.cpu0.icache.demand_miss_rate::total 0.002950 |
| system.cpu0.icache.overall_miss_rate::cpu0.inst 0.002950 |
| system.cpu0.icache.overall_miss_rate::total 0.002950 |
| system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 43738.758030 |
| system.cpu0.icache.ReadReq_avg_miss_latency::total 43738.758030 |
| system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 43738.758030 |
| system.cpu0.icache.demand_avg_miss_latency::total 43738.758030 |
| system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 43738.758030 |
| system.cpu0.icache.overall_avg_miss_latency::total 43738.758030 |
| system.cpu0.icache.blocked_cycles::no_mshrs 0 |
| system.cpu0.icache.blocked_cycles::no_targets 0 |
| system.cpu0.icache.blocked::no_mshrs 0 |
| system.cpu0.icache.blocked::no_targets 0 |
| system.cpu0.icache.avg_blocked_cycles::no_mshrs nan |
| system.cpu0.icache.avg_blocked_cycles::no_targets nan |
| system.cpu0.icache.writebacks::writebacks 215 |
| system.cpu0.icache.writebacks::total 215 |
| system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 467 |
| system.cpu0.icache.ReadReq_mshr_misses::total 467 |
| system.cpu0.icache.demand_mshr_misses::cpu0.inst 467 |
| system.cpu0.icache.demand_mshr_misses::total 467 |
| system.cpu0.icache.overall_mshr_misses::cpu0.inst 467 |
| system.cpu0.icache.overall_mshr_misses::total 467 |
| system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 19959000 |
| system.cpu0.icache.ReadReq_mshr_miss_latency::total 19959000 |
| system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 19959000 |
| system.cpu0.icache.demand_mshr_miss_latency::total 19959000 |
| system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 19959000 |
| system.cpu0.icache.overall_mshr_miss_latency::total 19959000 |
| system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.002950 |
| system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.002950 |
| system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.002950 |
| system.cpu0.icache.demand_mshr_miss_rate::total 0.002950 |
| system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.002950 |
| system.cpu0.icache.overall_mshr_miss_rate::total 0.002950 |
| system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 42738.758030 |
| system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42738.758030 |
| system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 42738.758030 |
| system.cpu0.icache.demand_avg_mshr_miss_latency::total 42738.758030 |
| system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 42738.758030 |
| system.cpu0.icache.overall_avg_mshr_miss_latency::total 42738.758030 |
| system.cpu1.pwrStateResidencyTicks::ON 263409500 |
| system.cpu1.numCycles 526818 |
| system.cpu1.numWorkItemsStarted 0 |
| system.cpu1.numWorkItemsCompleted 0 |
| system.cpu1.committedInsts 169340 |
| system.cpu1.committedOps 169340 |
| system.cpu1.num_int_alu_accesses 111465 |
| system.cpu1.num_fp_alu_accesses 0 |
| system.cpu1.num_func_calls 637 |
| system.cpu1.num_conditional_control_insts 32946 |
| system.cpu1.num_int_insts 111465 |
| system.cpu1.num_fp_insts 0 |
| system.cpu1.num_int_register_reads 276307 |
| system.cpu1.num_int_register_writes 104671 |
| system.cpu1.num_fp_register_reads 0 |
| system.cpu1.num_fp_register_writes 0 |
| system.cpu1.num_mem_refs 54688 |
| system.cpu1.num_load_insts 41399 |
| system.cpu1.num_store_insts 13289 |
| system.cpu1.num_idle_cycles 74658.860000 |
| system.cpu1.num_busy_cycles 452159.140000 |
| system.cpu1.not_idle_fraction 0.858283 |
| system.cpu1.idle_fraction 0.141717 |
| system.cpu1.Branches 34599 |
| system.cpu1.op_class::No_OpClass 25380 14.98% 14.98% |
| system.cpu1.op_class::IntAlu 74993 44.28% 59.26% |
| system.cpu1.op_class::IntMult 0 0.00% 59.26% |
| system.cpu1.op_class::IntDiv 0 0.00% 59.26% |
| system.cpu1.op_class::FloatAdd 0 0.00% 59.26% |
| system.cpu1.op_class::FloatCmp 0 0.00% 59.26% |
| system.cpu1.op_class::FloatCvt 0 0.00% 59.26% |
| system.cpu1.op_class::FloatMult 0 0.00% 59.26% |
| system.cpu1.op_class::FloatMultAcc 0 0.00% 59.26% |
| system.cpu1.op_class::FloatDiv 0 0.00% 59.26% |
| system.cpu1.op_class::FloatMisc 0 0.00% 59.26% |
| system.cpu1.op_class::FloatSqrt 0 0.00% 59.26% |
| system.cpu1.op_class::SimdAdd 0 0.00% 59.26% |
| system.cpu1.op_class::SimdAddAcc 0 0.00% 59.26% |
| system.cpu1.op_class::SimdAlu 0 0.00% 59.26% |
| system.cpu1.op_class::SimdCmp 0 0.00% 59.26% |
| system.cpu1.op_class::SimdCvt 0 0.00% 59.26% |
| system.cpu1.op_class::SimdMisc 0 0.00% 59.26% |
| system.cpu1.op_class::SimdMult 0 0.00% 59.26% |
| system.cpu1.op_class::SimdMultAcc 0 0.00% 59.26% |
| system.cpu1.op_class::SimdShift 0 0.00% 59.26% |
| system.cpu1.op_class::SimdShiftAcc 0 0.00% 59.26% |
| system.cpu1.op_class::SimdSqrt 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatAdd 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatAlu 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatCmp 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatCvt 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatDiv 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatMisc 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatMult 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 59.26% |
| system.cpu1.op_class::SimdFloatSqrt 0 0.00% 59.26% |
| system.cpu1.op_class::MemRead 55710 32.89% 92.15% |
| system.cpu1.op_class::MemWrite 13289 7.85% 100.00% |
| system.cpu1.op_class::FloatMemRead 0 0.00% 100.00% |
| system.cpu1.op_class::FloatMemWrite 0 0.00% 100.00% |
| system.cpu1.op_class::IprAccess 0 0.00% 100.00% |
| system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% |
| system.cpu1.op_class::total 169372 |
| system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu1.dcache.tags.replacements 0 |
| system.cpu1.dcache.tags.tagsinuse 26.434544 |
| system.cpu1.dcache.tags.total_refs 28854 |
| system.cpu1.dcache.tags.sampled_refs 29 |
| system.cpu1.dcache.tags.avg_refs 994.965517 |
| system.cpu1.dcache.tags.warmup_cycle 0 |
| system.cpu1.dcache.tags.occ_blocks::cpu1.data 26.434544 |
| system.cpu1.dcache.tags.occ_percent::cpu1.data 0.051630 |
| system.cpu1.dcache.tags.occ_percent::total 0.051630 |
| system.cpu1.dcache.tags.occ_task_id_blocks::1024 29 |
| system.cpu1.dcache.tags.age_task_id_blocks_1024::0 3 |
| system.cpu1.dcache.tags.age_task_id_blocks_1024::2 26 |
| system.cpu1.dcache.tags.occ_task_id_percent::1024 0.056641 |
| system.cpu1.dcache.tags.tag_accesses 218970 |
| system.cpu1.dcache.tags.data_accesses 218970 |
| system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu1.dcache.ReadReq_hits::cpu1.data 41227 |
| system.cpu1.dcache.ReadReq_hits::total 41227 |
| system.cpu1.dcache.WriteReq_hits::cpu1.data 13113 |
| system.cpu1.dcache.WriteReq_hits::total 13113 |
| system.cpu1.dcache.SwapReq_hits::cpu1.data 13 |
| system.cpu1.dcache.SwapReq_hits::total 13 |
| system.cpu1.dcache.demand_hits::cpu1.data 54340 |
| system.cpu1.dcache.demand_hits::total 54340 |
| system.cpu1.dcache.overall_hits::cpu1.data 54340 |
| system.cpu1.dcache.overall_hits::total 54340 |
| system.cpu1.dcache.ReadReq_misses::cpu1.data 164 |
| system.cpu1.dcache.ReadReq_misses::total 164 |
| system.cpu1.dcache.WriteReq_misses::cpu1.data 105 |
| system.cpu1.dcache.WriteReq_misses::total 105 |
| system.cpu1.dcache.SwapReq_misses::cpu1.data 56 |
| system.cpu1.dcache.SwapReq_misses::total 56 |
| system.cpu1.dcache.demand_misses::cpu1.data 269 |
| system.cpu1.dcache.demand_misses::total 269 |
| system.cpu1.dcache.overall_misses::cpu1.data 269 |
| system.cpu1.dcache.overall_misses::total 269 |
| system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1132500 |
| system.cpu1.dcache.ReadReq_miss_latency::total 1132500 |
| system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1426000 |
| system.cpu1.dcache.WriteReq_miss_latency::total 1426000 |
| system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 250000 |
| system.cpu1.dcache.SwapReq_miss_latency::total 250000 |
| system.cpu1.dcache.demand_miss_latency::cpu1.data 2558500 |
| system.cpu1.dcache.demand_miss_latency::total 2558500 |
| system.cpu1.dcache.overall_miss_latency::cpu1.data 2558500 |
| system.cpu1.dcache.overall_miss_latency::total 2558500 |
| system.cpu1.dcache.ReadReq_accesses::cpu1.data 41391 |
| system.cpu1.dcache.ReadReq_accesses::total 41391 |
| system.cpu1.dcache.WriteReq_accesses::cpu1.data 13218 |
| system.cpu1.dcache.WriteReq_accesses::total 13218 |
| system.cpu1.dcache.SwapReq_accesses::cpu1.data 69 |
| system.cpu1.dcache.SwapReq_accesses::total 69 |
| system.cpu1.dcache.demand_accesses::cpu1.data 54609 |
| system.cpu1.dcache.demand_accesses::total 54609 |
| system.cpu1.dcache.overall_accesses::cpu1.data 54609 |
| system.cpu1.dcache.overall_accesses::total 54609 |
| system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.003962 |
| system.cpu1.dcache.ReadReq_miss_rate::total 0.003962 |
| system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.007944 |
| system.cpu1.dcache.WriteReq_miss_rate::total 0.007944 |
| system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.811594 |
| system.cpu1.dcache.SwapReq_miss_rate::total 0.811594 |
| system.cpu1.dcache.demand_miss_rate::cpu1.data 0.004926 |
| system.cpu1.dcache.demand_miss_rate::total 0.004926 |
| system.cpu1.dcache.overall_miss_rate::cpu1.data 0.004926 |
| system.cpu1.dcache.overall_miss_rate::total 0.004926 |
| system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 6905.487805 |
| system.cpu1.dcache.ReadReq_avg_miss_latency::total 6905.487805 |
| system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13580.952381 |
| system.cpu1.dcache.WriteReq_avg_miss_latency::total 13580.952381 |
| system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 4464.285714 |
| system.cpu1.dcache.SwapReq_avg_miss_latency::total 4464.285714 |
| system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 9511.152416 |
| system.cpu1.dcache.demand_avg_miss_latency::total 9511.152416 |
| system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 9511.152416 |
| system.cpu1.dcache.overall_avg_miss_latency::total 9511.152416 |
| system.cpu1.dcache.blocked_cycles::no_mshrs 0 |
| system.cpu1.dcache.blocked_cycles::no_targets 0 |
| system.cpu1.dcache.blocked::no_mshrs 0 |
| system.cpu1.dcache.blocked::no_targets 0 |
| system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan |
| system.cpu1.dcache.avg_blocked_cycles::no_targets nan |
| system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 164 |
| system.cpu1.dcache.ReadReq_mshr_misses::total 164 |
| system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 105 |
| system.cpu1.dcache.WriteReq_mshr_misses::total 105 |
| system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 56 |
| system.cpu1.dcache.SwapReq_mshr_misses::total 56 |
| system.cpu1.dcache.demand_mshr_misses::cpu1.data 269 |
| system.cpu1.dcache.demand_mshr_misses::total 269 |
| system.cpu1.dcache.overall_mshr_misses::cpu1.data 269 |
| system.cpu1.dcache.overall_mshr_misses::total 269 |
| system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 968500 |
| system.cpu1.dcache.ReadReq_mshr_miss_latency::total 968500 |
| system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1321000 |
| system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1321000 |
| system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 194000 |
| system.cpu1.dcache.SwapReq_mshr_miss_latency::total 194000 |
| system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2289500 |
| system.cpu1.dcache.demand_mshr_miss_latency::total 2289500 |
| system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2289500 |
| system.cpu1.dcache.overall_mshr_miss_latency::total 2289500 |
| system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003962 |
| system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003962 |
| system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.007944 |
| system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.007944 |
| system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.811594 |
| system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.811594 |
| system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.004926 |
| system.cpu1.dcache.demand_mshr_miss_rate::total 0.004926 |
| system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.004926 |
| system.cpu1.dcache.overall_mshr_miss_rate::total 0.004926 |
| system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 5905.487805 |
| system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 5905.487805 |
| system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12580.952381 |
| system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12580.952381 |
| system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 3464.285714 |
| system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 3464.285714 |
| system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 8511.152416 |
| system.cpu1.dcache.demand_avg_mshr_miss_latency::total 8511.152416 |
| system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 8511.152416 |
| system.cpu1.dcache.overall_avg_mshr_miss_latency::total 8511.152416 |
| system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu1.icache.tags.replacements 280 |
| system.cpu1.icache.tags.tagsinuse 66.813763 |
| system.cpu1.icache.tags.total_refs 169007 |
| system.cpu1.icache.tags.sampled_refs 366 |
| system.cpu1.icache.tags.avg_refs 461.767760 |
| system.cpu1.icache.tags.warmup_cycle 0 |
| system.cpu1.icache.tags.occ_blocks::cpu1.inst 66.813763 |
| system.cpu1.icache.tags.occ_percent::cpu1.inst 0.130496 |
| system.cpu1.icache.tags.occ_percent::total 0.130496 |
| system.cpu1.icache.tags.occ_task_id_blocks::1024 86 |
| system.cpu1.icache.tags.age_task_id_blocks_1024::0 9 |
| system.cpu1.icache.tags.age_task_id_blocks_1024::1 8 |
| system.cpu1.icache.tags.age_task_id_blocks_1024::2 69 |
| system.cpu1.icache.tags.occ_task_id_percent::1024 0.167969 |
| system.cpu1.icache.tags.tag_accesses 169739 |
| system.cpu1.icache.tags.data_accesses 169739 |
| system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu1.icache.ReadReq_hits::cpu1.inst 169007 |
| system.cpu1.icache.ReadReq_hits::total 169007 |
| system.cpu1.icache.demand_hits::cpu1.inst 169007 |
| system.cpu1.icache.demand_hits::total 169007 |
| system.cpu1.icache.overall_hits::cpu1.inst 169007 |
| system.cpu1.icache.overall_hits::total 169007 |
| system.cpu1.icache.ReadReq_misses::cpu1.inst 366 |
| system.cpu1.icache.ReadReq_misses::total 366 |
| system.cpu1.icache.demand_misses::cpu1.inst 366 |
| system.cpu1.icache.demand_misses::total 366 |
| system.cpu1.icache.overall_misses::cpu1.inst 366 |
| system.cpu1.icache.overall_misses::total 366 |
| system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 5703000 |
| system.cpu1.icache.ReadReq_miss_latency::total 5703000 |
| system.cpu1.icache.demand_miss_latency::cpu1.inst 5703000 |
| system.cpu1.icache.demand_miss_latency::total 5703000 |
| system.cpu1.icache.overall_miss_latency::cpu1.inst 5703000 |
| system.cpu1.icache.overall_miss_latency::total 5703000 |
| system.cpu1.icache.ReadReq_accesses::cpu1.inst 169373 |
| system.cpu1.icache.ReadReq_accesses::total 169373 |
| system.cpu1.icache.demand_accesses::cpu1.inst 169373 |
| system.cpu1.icache.demand_accesses::total 169373 |
| system.cpu1.icache.overall_accesses::cpu1.inst 169373 |
| system.cpu1.icache.overall_accesses::total 169373 |
| system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.002161 |
| system.cpu1.icache.ReadReq_miss_rate::total 0.002161 |
| system.cpu1.icache.demand_miss_rate::cpu1.inst 0.002161 |
| system.cpu1.icache.demand_miss_rate::total 0.002161 |
| system.cpu1.icache.overall_miss_rate::cpu1.inst 0.002161 |
| system.cpu1.icache.overall_miss_rate::total 0.002161 |
| system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15581.967213 |
| system.cpu1.icache.ReadReq_avg_miss_latency::total 15581.967213 |
| system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15581.967213 |
| system.cpu1.icache.demand_avg_miss_latency::total 15581.967213 |
| system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15581.967213 |
| system.cpu1.icache.overall_avg_miss_latency::total 15581.967213 |
| system.cpu1.icache.blocked_cycles::no_mshrs 0 |
| system.cpu1.icache.blocked_cycles::no_targets 0 |
| system.cpu1.icache.blocked::no_mshrs 0 |
| system.cpu1.icache.blocked::no_targets 0 |
| system.cpu1.icache.avg_blocked_cycles::no_mshrs nan |
| system.cpu1.icache.avg_blocked_cycles::no_targets nan |
| system.cpu1.icache.writebacks::writebacks 280 |
| system.cpu1.icache.writebacks::total 280 |
| system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 366 |
| system.cpu1.icache.ReadReq_mshr_misses::total 366 |
| system.cpu1.icache.demand_mshr_misses::cpu1.inst 366 |
| system.cpu1.icache.demand_mshr_misses::total 366 |
| system.cpu1.icache.overall_mshr_misses::cpu1.inst 366 |
| system.cpu1.icache.overall_mshr_misses::total 366 |
| system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5337000 |
| system.cpu1.icache.ReadReq_mshr_miss_latency::total 5337000 |
| system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5337000 |
| system.cpu1.icache.demand_mshr_miss_latency::total 5337000 |
| system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5337000 |
| system.cpu1.icache.overall_mshr_miss_latency::total 5337000 |
| system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.002161 |
| system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.002161 |
| system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.002161 |
| system.cpu1.icache.demand_mshr_miss_rate::total 0.002161 |
| system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.002161 |
| system.cpu1.icache.overall_mshr_miss_rate::total 0.002161 |
| system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14581.967213 |
| system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14581.967213 |
| system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14581.967213 |
| system.cpu1.icache.demand_avg_mshr_miss_latency::total 14581.967213 |
| system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14581.967213 |
| system.cpu1.icache.overall_avg_mshr_miss_latency::total 14581.967213 |
| system.cpu2.pwrStateResidencyTicks::ON 263409500 |
| system.cpu2.numCycles 526819 |
| system.cpu2.numWorkItemsStarted 0 |
| system.cpu2.numWorkItemsCompleted 0 |
| system.cpu2.committedInsts 165892 |
| system.cpu2.committedOps 165892 |
| system.cpu2.num_int_alu_accesses 110657 |
| system.cpu2.num_fp_alu_accesses 0 |
| system.cpu2.num_func_calls 637 |
| system.cpu2.num_conditional_control_insts 31626 |
| system.cpu2.num_int_insts 110657 |
| system.cpu2.num_fp_insts 0 |
| system.cpu2.num_int_register_reads 278357 |
| system.cpu2.num_int_register_writes 106099 |
| system.cpu2.num_fp_register_reads 0 |
| system.cpu2.num_fp_register_writes 0 |
| system.cpu2.num_mem_refs 55200 |
| system.cpu2.num_load_insts 40995 |
| system.cpu2.num_store_insts 14205 |
| system.cpu2.num_idle_cycles 74930.001716 |
| system.cpu2.num_busy_cycles 451888.998284 |
| system.cpu2.not_idle_fraction 0.857769 |
| system.cpu2.idle_fraction 0.142231 |
| system.cpu2.Branches 33279 |
| system.cpu2.op_class::No_OpClass 24060 14.50% 14.50% |
| system.cpu2.op_class::IntAlu 74589 44.95% 59.45% |
| system.cpu2.op_class::IntMult 0 0.00% 59.45% |
| system.cpu2.op_class::IntDiv 0 0.00% 59.45% |
| system.cpu2.op_class::FloatAdd 0 0.00% 59.45% |
| system.cpu2.op_class::FloatCmp 0 0.00% 59.45% |
| system.cpu2.op_class::FloatCvt 0 0.00% 59.45% |
| system.cpu2.op_class::FloatMult 0 0.00% 59.45% |
| system.cpu2.op_class::FloatMultAcc 0 0.00% 59.45% |
| system.cpu2.op_class::FloatDiv 0 0.00% 59.45% |
| system.cpu2.op_class::FloatMisc 0 0.00% 59.45% |
| system.cpu2.op_class::FloatSqrt 0 0.00% 59.45% |
| system.cpu2.op_class::SimdAdd 0 0.00% 59.45% |
| system.cpu2.op_class::SimdAddAcc 0 0.00% 59.45% |
| system.cpu2.op_class::SimdAlu 0 0.00% 59.45% |
| system.cpu2.op_class::SimdCmp 0 0.00% 59.45% |
| system.cpu2.op_class::SimdCvt 0 0.00% 59.45% |
| system.cpu2.op_class::SimdMisc 0 0.00% 59.45% |
| system.cpu2.op_class::SimdMult 0 0.00% 59.45% |
| system.cpu2.op_class::SimdMultAcc 0 0.00% 59.45% |
| system.cpu2.op_class::SimdShift 0 0.00% 59.45% |
| system.cpu2.op_class::SimdShiftAcc 0 0.00% 59.45% |
| system.cpu2.op_class::SimdSqrt 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatAdd 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatAlu 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatCmp 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatCvt 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatDiv 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatMisc 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatMult 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatMultAcc 0 0.00% 59.45% |
| system.cpu2.op_class::SimdFloatSqrt 0 0.00% 59.45% |
| system.cpu2.op_class::MemRead 53070 31.98% 91.44% |
| system.cpu2.op_class::MemWrite 14205 8.56% 100.00% |
| system.cpu2.op_class::FloatMemRead 0 0.00% 100.00% |
| system.cpu2.op_class::FloatMemWrite 0 0.00% 100.00% |
| system.cpu2.op_class::IprAccess 0 0.00% 100.00% |
| system.cpu2.op_class::InstPrefetch 0 0.00% 100.00% |
| system.cpu2.op_class::total 165924 |
| system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu2.dcache.tags.replacements 0 |
| system.cpu2.dcache.tags.tagsinuse 27.420509 |
| system.cpu2.dcache.tags.total_refs 30687 |
| system.cpu2.dcache.tags.sampled_refs 29 |
| system.cpu2.dcache.tags.avg_refs 1058.172414 |
| system.cpu2.dcache.tags.warmup_cycle 0 |
| system.cpu2.dcache.tags.occ_blocks::cpu2.data 27.420509 |
| system.cpu2.dcache.tags.occ_percent::cpu2.data 0.053556 |
| system.cpu2.dcache.tags.occ_percent::total 0.053556 |
| system.cpu2.dcache.tags.occ_task_id_blocks::1024 29 |
| system.cpu2.dcache.tags.age_task_id_blocks_1024::0 3 |
| system.cpu2.dcache.tags.age_task_id_blocks_1024::2 26 |
| system.cpu2.dcache.tags.occ_task_id_percent::1024 0.056641 |
| system.cpu2.dcache.tags.tag_accesses 221019 |
| system.cpu2.dcache.tags.data_accesses 221019 |
| system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu2.dcache.ReadReq_hits::cpu2.data 40826 |
| system.cpu2.dcache.ReadReq_hits::total 40826 |
| system.cpu2.dcache.WriteReq_hits::cpu2.data 14029 |
| system.cpu2.dcache.WriteReq_hits::total 14029 |
| system.cpu2.dcache.SwapReq_hits::cpu2.data 13 |
| system.cpu2.dcache.SwapReq_hits::total 13 |
| system.cpu2.dcache.demand_hits::cpu2.data 54855 |
| system.cpu2.dcache.demand_hits::total 54855 |
| system.cpu2.dcache.overall_hits::cpu2.data 54855 |
| system.cpu2.dcache.overall_hits::total 54855 |
| system.cpu2.dcache.ReadReq_misses::cpu2.data 162 |
| system.cpu2.dcache.ReadReq_misses::total 162 |
| system.cpu2.dcache.WriteReq_misses::cpu2.data 105 |
| system.cpu2.dcache.WriteReq_misses::total 105 |
| system.cpu2.dcache.SwapReq_misses::cpu2.data 56 |
| system.cpu2.dcache.SwapReq_misses::total 56 |
| system.cpu2.dcache.demand_misses::cpu2.data 267 |
| system.cpu2.dcache.demand_misses::total 267 |
| system.cpu2.dcache.overall_misses::cpu2.data 267 |
| system.cpu2.dcache.overall_misses::total 267 |
| system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 1409000 |
| system.cpu2.dcache.ReadReq_miss_latency::total 1409000 |
| system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 1485000 |
| system.cpu2.dcache.WriteReq_miss_latency::total 1485000 |
| system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 251000 |
| system.cpu2.dcache.SwapReq_miss_latency::total 251000 |
| system.cpu2.dcache.demand_miss_latency::cpu2.data 2894000 |
| system.cpu2.dcache.demand_miss_latency::total 2894000 |
| system.cpu2.dcache.overall_miss_latency::cpu2.data 2894000 |
| system.cpu2.dcache.overall_miss_latency::total 2894000 |
| system.cpu2.dcache.ReadReq_accesses::cpu2.data 40988 |
| system.cpu2.dcache.ReadReq_accesses::total 40988 |
| system.cpu2.dcache.WriteReq_accesses::cpu2.data 14134 |
| system.cpu2.dcache.WriteReq_accesses::total 14134 |
| system.cpu2.dcache.SwapReq_accesses::cpu2.data 69 |
| system.cpu2.dcache.SwapReq_accesses::total 69 |
| system.cpu2.dcache.demand_accesses::cpu2.data 55122 |
| system.cpu2.dcache.demand_accesses::total 55122 |
| system.cpu2.dcache.overall_accesses::cpu2.data 55122 |
| system.cpu2.dcache.overall_accesses::total 55122 |
| system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.003952 |
| system.cpu2.dcache.ReadReq_miss_rate::total 0.003952 |
| system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.007429 |
| system.cpu2.dcache.WriteReq_miss_rate::total 0.007429 |
| system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.811594 |
| system.cpu2.dcache.SwapReq_miss_rate::total 0.811594 |
| system.cpu2.dcache.demand_miss_rate::cpu2.data 0.004844 |
| system.cpu2.dcache.demand_miss_rate::total 0.004844 |
| system.cpu2.dcache.overall_miss_rate::cpu2.data 0.004844 |
| system.cpu2.dcache.overall_miss_rate::total 0.004844 |
| system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 8697.530864 |
| system.cpu2.dcache.ReadReq_avg_miss_latency::total 8697.530864 |
| system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 14142.857143 |
| system.cpu2.dcache.WriteReq_avg_miss_latency::total 14142.857143 |
| system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 4482.142857 |
| system.cpu2.dcache.SwapReq_avg_miss_latency::total 4482.142857 |
| system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 10838.951311 |
| system.cpu2.dcache.demand_avg_miss_latency::total 10838.951311 |
| system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 10838.951311 |
| system.cpu2.dcache.overall_avg_miss_latency::total 10838.951311 |
| system.cpu2.dcache.blocked_cycles::no_mshrs 0 |
| system.cpu2.dcache.blocked_cycles::no_targets 0 |
| system.cpu2.dcache.blocked::no_mshrs 0 |
| system.cpu2.dcache.blocked::no_targets 0 |
| system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan |
| system.cpu2.dcache.avg_blocked_cycles::no_targets nan |
| system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 162 |
| system.cpu2.dcache.ReadReq_mshr_misses::total 162 |
| system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 105 |
| system.cpu2.dcache.WriteReq_mshr_misses::total 105 |
| system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 56 |
| system.cpu2.dcache.SwapReq_mshr_misses::total 56 |
| system.cpu2.dcache.demand_mshr_misses::cpu2.data 267 |
| system.cpu2.dcache.demand_mshr_misses::total 267 |
| system.cpu2.dcache.overall_mshr_misses::cpu2.data 267 |
| system.cpu2.dcache.overall_mshr_misses::total 267 |
| system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1247000 |
| system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1247000 |
| system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1380000 |
| system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1380000 |
| system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 195000 |
| system.cpu2.dcache.SwapReq_mshr_miss_latency::total 195000 |
| system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 2627000 |
| system.cpu2.dcache.demand_mshr_miss_latency::total 2627000 |
| system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 2627000 |
| system.cpu2.dcache.overall_mshr_miss_latency::total 2627000 |
| system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003952 |
| system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003952 |
| system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.007429 |
| system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.007429 |
| system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.811594 |
| system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.811594 |
| system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.004844 |
| system.cpu2.dcache.demand_mshr_miss_rate::total 0.004844 |
| system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.004844 |
| system.cpu2.dcache.overall_mshr_miss_rate::total 0.004844 |
| system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 7697.530864 |
| system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 7697.530864 |
| system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 13142.857143 |
| system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 13142.857143 |
| system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 3482.142857 |
| system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 3482.142857 |
| system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 9838.951311 |
| system.cpu2.dcache.demand_avg_mshr_miss_latency::total 9838.951311 |
| system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 9838.951311 |
| system.cpu2.dcache.overall_avg_mshr_miss_latency::total 9838.951311 |
| system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu2.icache.tags.replacements 280 |
| system.cpu2.icache.tags.tagsinuse 69.231273 |
| system.cpu2.icache.tags.total_refs 165559 |
| system.cpu2.icache.tags.sampled_refs 366 |
| system.cpu2.icache.tags.avg_refs 452.346995 |
| system.cpu2.icache.tags.warmup_cycle 0 |
| system.cpu2.icache.tags.occ_blocks::cpu2.inst 69.231273 |
| system.cpu2.icache.tags.occ_percent::cpu2.inst 0.135217 |
| system.cpu2.icache.tags.occ_percent::total 0.135217 |
| system.cpu2.icache.tags.occ_task_id_blocks::1024 86 |
| system.cpu2.icache.tags.age_task_id_blocks_1024::0 9 |
| system.cpu2.icache.tags.age_task_id_blocks_1024::1 8 |
| system.cpu2.icache.tags.age_task_id_blocks_1024::2 69 |
| system.cpu2.icache.tags.occ_task_id_percent::1024 0.167969 |
| system.cpu2.icache.tags.tag_accesses 166291 |
| system.cpu2.icache.tags.data_accesses 166291 |
| system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu2.icache.ReadReq_hits::cpu2.inst 165559 |
| system.cpu2.icache.ReadReq_hits::total 165559 |
| system.cpu2.icache.demand_hits::cpu2.inst 165559 |
| system.cpu2.icache.demand_hits::total 165559 |
| system.cpu2.icache.overall_hits::cpu2.inst 165559 |
| system.cpu2.icache.overall_hits::total 165559 |
| system.cpu2.icache.ReadReq_misses::cpu2.inst 366 |
| system.cpu2.icache.ReadReq_misses::total 366 |
| system.cpu2.icache.demand_misses::cpu2.inst 366 |
| system.cpu2.icache.demand_misses::total 366 |
| system.cpu2.icache.overall_misses::cpu2.inst 366 |
| system.cpu2.icache.overall_misses::total 366 |
| system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 8164000 |
| system.cpu2.icache.ReadReq_miss_latency::total 8164000 |
| system.cpu2.icache.demand_miss_latency::cpu2.inst 8164000 |
| system.cpu2.icache.demand_miss_latency::total 8164000 |
| system.cpu2.icache.overall_miss_latency::cpu2.inst 8164000 |
| system.cpu2.icache.overall_miss_latency::total 8164000 |
| system.cpu2.icache.ReadReq_accesses::cpu2.inst 165925 |
| system.cpu2.icache.ReadReq_accesses::total 165925 |
| system.cpu2.icache.demand_accesses::cpu2.inst 165925 |
| system.cpu2.icache.demand_accesses::total 165925 |
| system.cpu2.icache.overall_accesses::cpu2.inst 165925 |
| system.cpu2.icache.overall_accesses::total 165925 |
| system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.002206 |
| system.cpu2.icache.ReadReq_miss_rate::total 0.002206 |
| system.cpu2.icache.demand_miss_rate::cpu2.inst 0.002206 |
| system.cpu2.icache.demand_miss_rate::total 0.002206 |
| system.cpu2.icache.overall_miss_rate::cpu2.inst 0.002206 |
| system.cpu2.icache.overall_miss_rate::total 0.002206 |
| system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 22306.010929 |
| system.cpu2.icache.ReadReq_avg_miss_latency::total 22306.010929 |
| system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 22306.010929 |
| system.cpu2.icache.demand_avg_miss_latency::total 22306.010929 |
| system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 22306.010929 |
| system.cpu2.icache.overall_avg_miss_latency::total 22306.010929 |
| system.cpu2.icache.blocked_cycles::no_mshrs 0 |
| system.cpu2.icache.blocked_cycles::no_targets 0 |
| system.cpu2.icache.blocked::no_mshrs 0 |
| system.cpu2.icache.blocked::no_targets 0 |
| system.cpu2.icache.avg_blocked_cycles::no_mshrs nan |
| system.cpu2.icache.avg_blocked_cycles::no_targets nan |
| system.cpu2.icache.writebacks::writebacks 280 |
| system.cpu2.icache.writebacks::total 280 |
| system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 366 |
| system.cpu2.icache.ReadReq_mshr_misses::total 366 |
| system.cpu2.icache.demand_mshr_misses::cpu2.inst 366 |
| system.cpu2.icache.demand_mshr_misses::total 366 |
| system.cpu2.icache.overall_mshr_misses::cpu2.inst 366 |
| system.cpu2.icache.overall_mshr_misses::total 366 |
| system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 7798000 |
| system.cpu2.icache.ReadReq_mshr_miss_latency::total 7798000 |
| system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 7798000 |
| system.cpu2.icache.demand_mshr_miss_latency::total 7798000 |
| system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 7798000 |
| system.cpu2.icache.overall_mshr_miss_latency::total 7798000 |
| system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.002206 |
| system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.002206 |
| system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.002206 |
| system.cpu2.icache.demand_mshr_miss_rate::total 0.002206 |
| system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.002206 |
| system.cpu2.icache.overall_mshr_miss_rate::total 0.002206 |
| system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 21306.010929 |
| system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21306.010929 |
| system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 21306.010929 |
| system.cpu2.icache.demand_avg_mshr_miss_latency::total 21306.010929 |
| system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 21306.010929 |
| system.cpu2.icache.overall_avg_mshr_miss_latency::total 21306.010929 |
| system.cpu3.pwrStateResidencyTicks::ON 263409500 |
| system.cpu3.numCycles 526818 |
| system.cpu3.numWorkItemsStarted 0 |
| system.cpu3.numWorkItemsCompleted 0 |
| system.cpu3.committedInsts 170395 |
| system.cpu3.committedOps 170395 |
| system.cpu3.num_int_alu_accesses 111057 |
| system.cpu3.num_fp_alu_accesses 0 |
| system.cpu3.num_func_calls 637 |
| system.cpu3.num_conditional_control_insts 33676 |
| system.cpu3.num_int_insts 111057 |
| system.cpu3.num_fp_insts 0 |
| system.cpu3.num_int_register_reads 271753 |
| system.cpu3.num_int_register_writes 102596 |
| system.cpu3.num_fp_register_reads 0 |
| system.cpu3.num_fp_register_writes 0 |
| system.cpu3.num_mem_refs 53550 |
| system.cpu3.num_load_insts 41191 |
| system.cpu3.num_store_insts 12359 |
| system.cpu3.num_idle_cycles 75201.858967 |
| system.cpu3.num_busy_cycles 451616.141033 |
| system.cpu3.not_idle_fraction 0.857253 |
| system.cpu3.idle_fraction 0.142747 |
| system.cpu3.Branches 35332 |
| system.cpu3.op_class::No_OpClass 26110 15.32% 15.32% |
| system.cpu3.op_class::IntAlu 74791 43.88% 59.20% |
| system.cpu3.op_class::IntMult 0 0.00% 59.20% |
| system.cpu3.op_class::IntDiv 0 0.00% 59.20% |
| system.cpu3.op_class::FloatAdd 0 0.00% 59.20% |
| system.cpu3.op_class::FloatCmp 0 0.00% 59.20% |
| system.cpu3.op_class::FloatCvt 0 0.00% 59.20% |
| system.cpu3.op_class::FloatMult 0 0.00% 59.20% |
| system.cpu3.op_class::FloatMultAcc 0 0.00% 59.20% |
| system.cpu3.op_class::FloatDiv 0 0.00% 59.20% |
| system.cpu3.op_class::FloatMisc 0 0.00% 59.20% |
| system.cpu3.op_class::FloatSqrt 0 0.00% 59.20% |
| system.cpu3.op_class::SimdAdd 0 0.00% 59.20% |
| system.cpu3.op_class::SimdAddAcc 0 0.00% 59.20% |
| system.cpu3.op_class::SimdAlu 0 0.00% 59.20% |
| system.cpu3.op_class::SimdCmp 0 0.00% 59.20% |
| system.cpu3.op_class::SimdCvt 0 0.00% 59.20% |
| system.cpu3.op_class::SimdMisc 0 0.00% 59.20% |
| system.cpu3.op_class::SimdMult 0 0.00% 59.20% |
| system.cpu3.op_class::SimdMultAcc 0 0.00% 59.20% |
| system.cpu3.op_class::SimdShift 0 0.00% 59.20% |
| system.cpu3.op_class::SimdShiftAcc 0 0.00% 59.20% |
| system.cpu3.op_class::SimdSqrt 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatAdd 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatAlu 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatCmp 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatCvt 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatDiv 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatMisc 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatMult 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatMultAcc 0 0.00% 59.20% |
| system.cpu3.op_class::SimdFloatSqrt 0 0.00% 59.20% |
| system.cpu3.op_class::MemRead 57167 33.54% 92.75% |
| system.cpu3.op_class::MemWrite 12359 7.25% 100.00% |
| system.cpu3.op_class::FloatMemRead 0 0.00% 100.00% |
| system.cpu3.op_class::FloatMemWrite 0 0.00% 100.00% |
| system.cpu3.op_class::IprAccess 0 0.00% 100.00% |
| system.cpu3.op_class::InstPrefetch 0 0.00% 100.00% |
| system.cpu3.op_class::total 170427 |
| system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu3.dcache.tags.replacements 0 |
| system.cpu3.dcache.tags.tagsinuse 25.613981 |
| system.cpu3.dcache.tags.total_refs 27108 |
| system.cpu3.dcache.tags.sampled_refs 30 |
| system.cpu3.dcache.tags.avg_refs 903.600000 |
| system.cpu3.dcache.tags.warmup_cycle 0 |
| system.cpu3.dcache.tags.occ_blocks::cpu3.data 25.613981 |
| system.cpu3.dcache.tags.occ_percent::cpu3.data 0.050027 |
| system.cpu3.dcache.tags.occ_percent::total 0.050027 |
| system.cpu3.dcache.tags.occ_task_id_blocks::1024 30 |
| system.cpu3.dcache.tags.age_task_id_blocks_1024::0 4 |
| system.cpu3.dcache.tags.age_task_id_blocks_1024::2 26 |
| system.cpu3.dcache.tags.occ_task_id_percent::1024 0.058594 |
| system.cpu3.dcache.tags.tag_accesses 214417 |
| system.cpu3.dcache.tags.data_accesses 214417 |
| system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu3.dcache.ReadReq_hits::cpu3.data 41020 |
| system.cpu3.dcache.ReadReq_hits::total 41020 |
| system.cpu3.dcache.WriteReq_hits::cpu3.data 12180 |
| system.cpu3.dcache.WriteReq_hits::total 12180 |
| system.cpu3.dcache.SwapReq_hits::cpu3.data 14 |
| system.cpu3.dcache.SwapReq_hits::total 14 |
| system.cpu3.dcache.demand_hits::cpu3.data 53200 |
| system.cpu3.dcache.demand_hits::total 53200 |
| system.cpu3.dcache.overall_hits::cpu3.data 53200 |
| system.cpu3.dcache.overall_hits::total 53200 |
| system.cpu3.dcache.ReadReq_misses::cpu3.data 163 |
| system.cpu3.dcache.ReadReq_misses::total 163 |
| system.cpu3.dcache.WriteReq_misses::cpu3.data 105 |
| system.cpu3.dcache.WriteReq_misses::total 105 |
| system.cpu3.dcache.SwapReq_misses::cpu3.data 58 |
| system.cpu3.dcache.SwapReq_misses::total 58 |
| system.cpu3.dcache.demand_misses::cpu3.data 268 |
| system.cpu3.dcache.demand_misses::total 268 |
| system.cpu3.dcache.overall_misses::cpu3.data 268 |
| system.cpu3.dcache.overall_misses::total 268 |
| system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 1141000 |
| system.cpu3.dcache.ReadReq_miss_latency::total 1141000 |
| system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 1445000 |
| system.cpu3.dcache.WriteReq_miss_latency::total 1445000 |
| system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 263000 |
| system.cpu3.dcache.SwapReq_miss_latency::total 263000 |
| system.cpu3.dcache.demand_miss_latency::cpu3.data 2586000 |
| system.cpu3.dcache.demand_miss_latency::total 2586000 |
| system.cpu3.dcache.overall_miss_latency::cpu3.data 2586000 |
| system.cpu3.dcache.overall_miss_latency::total 2586000 |
| system.cpu3.dcache.ReadReq_accesses::cpu3.data 41183 |
| system.cpu3.dcache.ReadReq_accesses::total 41183 |
| system.cpu3.dcache.WriteReq_accesses::cpu3.data 12285 |
| system.cpu3.dcache.WriteReq_accesses::total 12285 |
| system.cpu3.dcache.SwapReq_accesses::cpu3.data 72 |
| system.cpu3.dcache.SwapReq_accesses::total 72 |
| system.cpu3.dcache.demand_accesses::cpu3.data 53468 |
| system.cpu3.dcache.demand_accesses::total 53468 |
| system.cpu3.dcache.overall_accesses::cpu3.data 53468 |
| system.cpu3.dcache.overall_accesses::total 53468 |
| system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.003958 |
| system.cpu3.dcache.ReadReq_miss_rate::total 0.003958 |
| system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.008547 |
| system.cpu3.dcache.WriteReq_miss_rate::total 0.008547 |
| system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.805556 |
| system.cpu3.dcache.SwapReq_miss_rate::total 0.805556 |
| system.cpu3.dcache.demand_miss_rate::cpu3.data 0.005012 |
| system.cpu3.dcache.demand_miss_rate::total 0.005012 |
| system.cpu3.dcache.overall_miss_rate::cpu3.data 0.005012 |
| system.cpu3.dcache.overall_miss_rate::total 0.005012 |
| system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 7000 |
| system.cpu3.dcache.ReadReq_avg_miss_latency::total 7000 |
| system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13761.904762 |
| system.cpu3.dcache.WriteReq_avg_miss_latency::total 13761.904762 |
| system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 4534.482759 |
| system.cpu3.dcache.SwapReq_avg_miss_latency::total 4534.482759 |
| system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 9649.253731 |
| system.cpu3.dcache.demand_avg_miss_latency::total 9649.253731 |
| system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 9649.253731 |
| system.cpu3.dcache.overall_avg_miss_latency::total 9649.253731 |
| system.cpu3.dcache.blocked_cycles::no_mshrs 0 |
| system.cpu3.dcache.blocked_cycles::no_targets 0 |
| system.cpu3.dcache.blocked::no_mshrs 0 |
| system.cpu3.dcache.blocked::no_targets 0 |
| system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan |
| system.cpu3.dcache.avg_blocked_cycles::no_targets nan |
| system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 163 |
| system.cpu3.dcache.ReadReq_mshr_misses::total 163 |
| system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 105 |
| system.cpu3.dcache.WriteReq_mshr_misses::total 105 |
| system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 58 |
| system.cpu3.dcache.SwapReq_mshr_misses::total 58 |
| system.cpu3.dcache.demand_mshr_misses::cpu3.data 268 |
| system.cpu3.dcache.demand_mshr_misses::total 268 |
| system.cpu3.dcache.overall_mshr_misses::cpu3.data 268 |
| system.cpu3.dcache.overall_mshr_misses::total 268 |
| system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 978000 |
| system.cpu3.dcache.ReadReq_mshr_miss_latency::total 978000 |
| system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1340000 |
| system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1340000 |
| system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 205000 |
| system.cpu3.dcache.SwapReq_mshr_miss_latency::total 205000 |
| system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2318000 |
| system.cpu3.dcache.demand_mshr_miss_latency::total 2318000 |
| system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2318000 |
| system.cpu3.dcache.overall_mshr_miss_latency::total 2318000 |
| system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003958 |
| system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003958 |
| system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.008547 |
| system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.008547 |
| system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.805556 |
| system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.805556 |
| system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.005012 |
| system.cpu3.dcache.demand_mshr_miss_rate::total 0.005012 |
| system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.005012 |
| system.cpu3.dcache.overall_mshr_miss_rate::total 0.005012 |
| system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 6000 |
| system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 6000 |
| system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12761.904762 |
| system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12761.904762 |
| system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 3534.482759 |
| system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 3534.482759 |
| system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 8649.253731 |
| system.cpu3.dcache.demand_avg_mshr_miss_latency::total 8649.253731 |
| system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 8649.253731 |
| system.cpu3.dcache.overall_avg_mshr_miss_latency::total 8649.253731 |
| system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu3.icache.tags.replacements 281 |
| system.cpu3.icache.tags.tagsinuse 64.803703 |
| system.cpu3.icache.tags.total_refs 170061 |
| system.cpu3.icache.tags.sampled_refs 367 |
| system.cpu3.icache.tags.avg_refs 463.381471 |
| system.cpu3.icache.tags.warmup_cycle 0 |
| system.cpu3.icache.tags.occ_blocks::cpu3.inst 64.803703 |
| system.cpu3.icache.tags.occ_percent::cpu3.inst 0.126570 |
| system.cpu3.icache.tags.occ_percent::total 0.126570 |
| system.cpu3.icache.tags.occ_task_id_blocks::1024 86 |
| system.cpu3.icache.tags.age_task_id_blocks_1024::0 16 |
| system.cpu3.icache.tags.age_task_id_blocks_1024::1 1 |
| system.cpu3.icache.tags.age_task_id_blocks_1024::2 69 |
| system.cpu3.icache.tags.occ_task_id_percent::1024 0.167969 |
| system.cpu3.icache.tags.tag_accesses 170795 |
| system.cpu3.icache.tags.data_accesses 170795 |
| system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.cpu3.icache.ReadReq_hits::cpu3.inst 170061 |
| system.cpu3.icache.ReadReq_hits::total 170061 |
| system.cpu3.icache.demand_hits::cpu3.inst 170061 |
| system.cpu3.icache.demand_hits::total 170061 |
| system.cpu3.icache.overall_hits::cpu3.inst 170061 |
| system.cpu3.icache.overall_hits::total 170061 |
| system.cpu3.icache.ReadReq_misses::cpu3.inst 367 |
| system.cpu3.icache.ReadReq_misses::total 367 |
| system.cpu3.icache.demand_misses::cpu3.inst 367 |
| system.cpu3.icache.demand_misses::total 367 |
| system.cpu3.icache.overall_misses::cpu3.inst 367 |
| system.cpu3.icache.overall_misses::total 367 |
| system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 5475500 |
| system.cpu3.icache.ReadReq_miss_latency::total 5475500 |
| system.cpu3.icache.demand_miss_latency::cpu3.inst 5475500 |
| system.cpu3.icache.demand_miss_latency::total 5475500 |
| system.cpu3.icache.overall_miss_latency::cpu3.inst 5475500 |
| system.cpu3.icache.overall_miss_latency::total 5475500 |
| system.cpu3.icache.ReadReq_accesses::cpu3.inst 170428 |
| system.cpu3.icache.ReadReq_accesses::total 170428 |
| system.cpu3.icache.demand_accesses::cpu3.inst 170428 |
| system.cpu3.icache.demand_accesses::total 170428 |
| system.cpu3.icache.overall_accesses::cpu3.inst 170428 |
| system.cpu3.icache.overall_accesses::total 170428 |
| system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.002153 |
| system.cpu3.icache.ReadReq_miss_rate::total 0.002153 |
| system.cpu3.icache.demand_miss_rate::cpu3.inst 0.002153 |
| system.cpu3.icache.demand_miss_rate::total 0.002153 |
| system.cpu3.icache.overall_miss_rate::cpu3.inst 0.002153 |
| system.cpu3.icache.overall_miss_rate::total 0.002153 |
| system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 14919.618529 |
| system.cpu3.icache.ReadReq_avg_miss_latency::total 14919.618529 |
| system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 14919.618529 |
| system.cpu3.icache.demand_avg_miss_latency::total 14919.618529 |
| system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 14919.618529 |
| system.cpu3.icache.overall_avg_miss_latency::total 14919.618529 |
| system.cpu3.icache.blocked_cycles::no_mshrs 0 |
| system.cpu3.icache.blocked_cycles::no_targets 0 |
| system.cpu3.icache.blocked::no_mshrs 0 |
| system.cpu3.icache.blocked::no_targets 0 |
| system.cpu3.icache.avg_blocked_cycles::no_mshrs nan |
| system.cpu3.icache.avg_blocked_cycles::no_targets nan |
| system.cpu3.icache.writebacks::writebacks 281 |
| system.cpu3.icache.writebacks::total 281 |
| system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 367 |
| system.cpu3.icache.ReadReq_mshr_misses::total 367 |
| system.cpu3.icache.demand_mshr_misses::cpu3.inst 367 |
| system.cpu3.icache.demand_mshr_misses::total 367 |
| system.cpu3.icache.overall_mshr_misses::cpu3.inst 367 |
| system.cpu3.icache.overall_mshr_misses::total 367 |
| system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 5108500 |
| system.cpu3.icache.ReadReq_mshr_miss_latency::total 5108500 |
| system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 5108500 |
| system.cpu3.icache.demand_mshr_miss_latency::total 5108500 |
| system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 5108500 |
| system.cpu3.icache.overall_mshr_miss_latency::total 5108500 |
| system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.002153 |
| system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.002153 |
| system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.002153 |
| system.cpu3.icache.demand_mshr_miss_rate::total 0.002153 |
| system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.002153 |
| system.cpu3.icache.overall_mshr_miss_rate::total 0.002153 |
| system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13919.618529 |
| system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13919.618529 |
| system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13919.618529 |
| system.cpu3.icache.demand_avg_mshr_miss_latency::total 13919.618529 |
| system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13919.618529 |
| system.cpu3.icache.overall_avg_mshr_miss_latency::total 13919.618529 |
| system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.l2c.tags.replacements 0 |
| system.l2c.tags.tagsinuse 470.663959 |
| system.l2c.tags.total_refs 1794 |
| system.l2c.tags.sampled_refs 572 |
| system.l2c.tags.avg_refs 3.136364 |
| system.l2c.tags.warmup_cycle 0 |
| system.l2c.tags.occ_blocks::cpu0.inst 230.500098 |
| system.l2c.tags.occ_blocks::cpu0.data 147.566608 |
| system.l2c.tags.occ_blocks::cpu1.inst 6.217156 |
| system.l2c.tags.occ_blocks::cpu1.data 10.908895 |
| system.l2c.tags.occ_blocks::cpu2.inst 46.660458 |
| system.l2c.tags.occ_blocks::cpu2.data 17.373358 |
| system.l2c.tags.occ_blocks::cpu3.inst 0.877256 |
| system.l2c.tags.occ_blocks::cpu3.data 10.560130 |
| system.l2c.tags.occ_percent::cpu0.inst 0.003517 |
| system.l2c.tags.occ_percent::cpu0.data 0.002252 |
| system.l2c.tags.occ_percent::cpu1.inst 0.000095 |
| system.l2c.tags.occ_percent::cpu1.data 0.000166 |
| system.l2c.tags.occ_percent::cpu2.inst 0.000712 |
| system.l2c.tags.occ_percent::cpu2.data 0.000265 |
| system.l2c.tags.occ_percent::cpu3.inst 0.000013 |
| system.l2c.tags.occ_percent::cpu3.data 0.000161 |
| system.l2c.tags.occ_percent::total 0.007182 |
| system.l2c.tags.occ_task_id_blocks::1024 572 |
| system.l2c.tags.age_task_id_blocks_1024::0 61 |
| system.l2c.tags.age_task_id_blocks_1024::2 511 |
| system.l2c.tags.occ_task_id_percent::1024 0.008728 |
| system.l2c.tags.tag_accesses 19676 |
| system.l2c.tags.data_accesses 19676 |
| system.l2c.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.l2c.WritebackDirty_hits::writebacks 1 |
| system.l2c.WritebackDirty_hits::total 1 |
| system.l2c.WritebackClean_hits::writebacks 495 |
| system.l2c.WritebackClean_hits::total 495 |
| system.l2c.UpgradeReq_hits::cpu0.data 30 |
| system.l2c.UpgradeReq_hits::cpu1.data 16 |
| system.l2c.UpgradeReq_hits::cpu2.data 16 |
| system.l2c.UpgradeReq_hits::cpu3.data 17 |
| system.l2c.UpgradeReq_hits::total 79 |
| system.l2c.ReadCleanReq_hits::cpu0.inst 182 |
| system.l2c.ReadCleanReq_hits::cpu1.inst 352 |
| system.l2c.ReadCleanReq_hits::cpu2.inst 301 |
| system.l2c.ReadCleanReq_hits::cpu3.inst 357 |
| system.l2c.ReadCleanReq_hits::total 1192 |
| system.l2c.ReadSharedReq_hits::cpu0.data 5 |
| system.l2c.ReadSharedReq_hits::cpu1.data 9 |
| system.l2c.ReadSharedReq_hits::cpu2.data 3 |
| system.l2c.ReadSharedReq_hits::cpu3.data 9 |
| system.l2c.ReadSharedReq_hits::total 26 |
| system.l2c.demand_hits::cpu0.inst 182 |
| system.l2c.demand_hits::cpu0.data 5 |
| system.l2c.demand_hits::cpu1.inst 352 |
| system.l2c.demand_hits::cpu1.data 9 |
| system.l2c.demand_hits::cpu2.inst 301 |
| system.l2c.demand_hits::cpu2.data 3 |
| system.l2c.demand_hits::cpu3.inst 357 |
| system.l2c.demand_hits::cpu3.data 9 |
| system.l2c.demand_hits::total 1218 |
| system.l2c.overall_hits::cpu0.inst 182 |
| system.l2c.overall_hits::cpu0.data 5 |
| system.l2c.overall_hits::cpu1.inst 352 |
| system.l2c.overall_hits::cpu1.data 9 |
| system.l2c.overall_hits::cpu2.inst 301 |
| system.l2c.overall_hits::cpu2.data 3 |
| system.l2c.overall_hits::cpu3.inst 357 |
| system.l2c.overall_hits::cpu3.data 9 |
| system.l2c.overall_hits::total 1218 |
| system.l2c.ReadExReq_misses::cpu0.data 99 |
| system.l2c.ReadExReq_misses::cpu1.data 14 |
| system.l2c.ReadExReq_misses::cpu2.data 15 |
| system.l2c.ReadExReq_misses::cpu3.data 14 |
| system.l2c.ReadExReq_misses::total 142 |
| system.l2c.ReadCleanReq_misses::cpu0.inst 285 |
| system.l2c.ReadCleanReq_misses::cpu1.inst 14 |
| system.l2c.ReadCleanReq_misses::cpu2.inst 65 |
| system.l2c.ReadCleanReq_misses::cpu3.inst 10 |
| system.l2c.ReadCleanReq_misses::total 374 |
| system.l2c.ReadSharedReq_misses::cpu0.data 66 |
| system.l2c.ReadSharedReq_misses::cpu1.data 2 |
| system.l2c.ReadSharedReq_misses::cpu2.data 8 |
| system.l2c.ReadSharedReq_misses::cpu3.data 2 |
| system.l2c.ReadSharedReq_misses::total 78 |
| system.l2c.demand_misses::cpu0.inst 285 |
| system.l2c.demand_misses::cpu0.data 165 |
| system.l2c.demand_misses::cpu1.inst 14 |
| system.l2c.demand_misses::cpu1.data 16 |
| system.l2c.demand_misses::cpu2.inst 65 |
| system.l2c.demand_misses::cpu2.data 23 |
| system.l2c.demand_misses::cpu3.inst 10 |
| system.l2c.demand_misses::cpu3.data 16 |
| system.l2c.demand_misses::total 594 |
| system.l2c.overall_misses::cpu0.inst 285 |
| system.l2c.overall_misses::cpu0.data 165 |
| system.l2c.overall_misses::cpu1.inst 14 |
| system.l2c.overall_misses::cpu1.data 16 |
| system.l2c.overall_misses::cpu2.inst 65 |
| system.l2c.overall_misses::cpu2.data 23 |
| system.l2c.overall_misses::cpu3.inst 10 |
| system.l2c.overall_misses::cpu3.data 16 |
| system.l2c.overall_misses::total 594 |
| system.l2c.ReadExReq_miss_latency::cpu0.data 5991000 |
| system.l2c.ReadExReq_miss_latency::cpu1.data 851500 |
| system.l2c.ReadExReq_miss_latency::cpu2.data 911000 |
| system.l2c.ReadExReq_miss_latency::cpu3.data 861000 |
| system.l2c.ReadExReq_miss_latency::total 8614500 |
| system.l2c.ReadCleanReq_miss_latency::cpu0.inst 17251000 |
| system.l2c.ReadCleanReq_miss_latency::cpu1.inst 845000 |
| system.l2c.ReadCleanReq_miss_latency::cpu2.inst 3885000 |
| system.l2c.ReadCleanReq_miss_latency::cpu3.inst 552500 |
| system.l2c.ReadCleanReq_miss_latency::total 22533500 |
| system.l2c.ReadSharedReq_miss_latency::cpu0.data 3993500 |
| system.l2c.ReadSharedReq_miss_latency::cpu1.data 120000 |
| system.l2c.ReadSharedReq_miss_latency::cpu2.data 484000 |
| system.l2c.ReadSharedReq_miss_latency::cpu3.data 120500 |
| system.l2c.ReadSharedReq_miss_latency::total 4718000 |
| system.l2c.demand_miss_latency::cpu0.inst 17251000 |
| system.l2c.demand_miss_latency::cpu0.data 9984500 |
| system.l2c.demand_miss_latency::cpu1.inst 845000 |
| system.l2c.demand_miss_latency::cpu1.data 971500 |
| system.l2c.demand_miss_latency::cpu2.inst 3885000 |
| system.l2c.demand_miss_latency::cpu2.data 1395000 |
| system.l2c.demand_miss_latency::cpu3.inst 552500 |
| system.l2c.demand_miss_latency::cpu3.data 981500 |
| system.l2c.demand_miss_latency::total 35866000 |
| system.l2c.overall_miss_latency::cpu0.inst 17251000 |
| system.l2c.overall_miss_latency::cpu0.data 9984500 |
| system.l2c.overall_miss_latency::cpu1.inst 845000 |
| system.l2c.overall_miss_latency::cpu1.data 971500 |
| system.l2c.overall_miss_latency::cpu2.inst 3885000 |
| system.l2c.overall_miss_latency::cpu2.data 1395000 |
| system.l2c.overall_miss_latency::cpu3.inst 552500 |
| system.l2c.overall_miss_latency::cpu3.data 981500 |
| system.l2c.overall_miss_latency::total 35866000 |
| system.l2c.WritebackDirty_accesses::writebacks 1 |
| system.l2c.WritebackDirty_accesses::total 1 |
| system.l2c.WritebackClean_accesses::writebacks 495 |
| system.l2c.WritebackClean_accesses::total 495 |
| system.l2c.UpgradeReq_accesses::cpu0.data 30 |
| system.l2c.UpgradeReq_accesses::cpu1.data 16 |
| system.l2c.UpgradeReq_accesses::cpu2.data 16 |
| system.l2c.UpgradeReq_accesses::cpu3.data 17 |
| system.l2c.UpgradeReq_accesses::total 79 |
| system.l2c.ReadExReq_accesses::cpu0.data 99 |
| system.l2c.ReadExReq_accesses::cpu1.data 14 |
| system.l2c.ReadExReq_accesses::cpu2.data 15 |
| system.l2c.ReadExReq_accesses::cpu3.data 14 |
| system.l2c.ReadExReq_accesses::total 142 |
| system.l2c.ReadCleanReq_accesses::cpu0.inst 467 |
| system.l2c.ReadCleanReq_accesses::cpu1.inst 366 |
| system.l2c.ReadCleanReq_accesses::cpu2.inst 366 |
| system.l2c.ReadCleanReq_accesses::cpu3.inst 367 |
| system.l2c.ReadCleanReq_accesses::total 1566 |
| system.l2c.ReadSharedReq_accesses::cpu0.data 71 |
| system.l2c.ReadSharedReq_accesses::cpu1.data 11 |
| system.l2c.ReadSharedReq_accesses::cpu2.data 11 |
| system.l2c.ReadSharedReq_accesses::cpu3.data 11 |
| system.l2c.ReadSharedReq_accesses::total 104 |
| system.l2c.demand_accesses::cpu0.inst 467 |
| system.l2c.demand_accesses::cpu0.data 170 |
| system.l2c.demand_accesses::cpu1.inst 366 |
| system.l2c.demand_accesses::cpu1.data 25 |
| system.l2c.demand_accesses::cpu2.inst 366 |
| system.l2c.demand_accesses::cpu2.data 26 |
| system.l2c.demand_accesses::cpu3.inst 367 |
| system.l2c.demand_accesses::cpu3.data 25 |
| system.l2c.demand_accesses::total 1812 |
| system.l2c.overall_accesses::cpu0.inst 467 |
| system.l2c.overall_accesses::cpu0.data 170 |
| system.l2c.overall_accesses::cpu1.inst 366 |
| system.l2c.overall_accesses::cpu1.data 25 |
| system.l2c.overall_accesses::cpu2.inst 366 |
| system.l2c.overall_accesses::cpu2.data 26 |
| system.l2c.overall_accesses::cpu3.inst 367 |
| system.l2c.overall_accesses::cpu3.data 25 |
| system.l2c.overall_accesses::total 1812 |
| system.l2c.ReadExReq_miss_rate::cpu0.data 1 |
| system.l2c.ReadExReq_miss_rate::cpu1.data 1 |
| system.l2c.ReadExReq_miss_rate::cpu2.data 1 |
| system.l2c.ReadExReq_miss_rate::cpu3.data 1 |
| system.l2c.ReadExReq_miss_rate::total 1 |
| system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.610278 |
| system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.038251 |
| system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.177596 |
| system.l2c.ReadCleanReq_miss_rate::cpu3.inst 0.027248 |
| system.l2c.ReadCleanReq_miss_rate::total 0.238825 |
| system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.929577 |
| system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.181818 |
| system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.727273 |
| system.l2c.ReadSharedReq_miss_rate::cpu3.data 0.181818 |
| system.l2c.ReadSharedReq_miss_rate::total 0.750000 |
| system.l2c.demand_miss_rate::cpu0.inst 0.610278 |
| system.l2c.demand_miss_rate::cpu0.data 0.970588 |
| system.l2c.demand_miss_rate::cpu1.inst 0.038251 |
| system.l2c.demand_miss_rate::cpu1.data 0.640000 |
| system.l2c.demand_miss_rate::cpu2.inst 0.177596 |
| system.l2c.demand_miss_rate::cpu2.data 0.884615 |
| system.l2c.demand_miss_rate::cpu3.inst 0.027248 |
| system.l2c.demand_miss_rate::cpu3.data 0.640000 |
| system.l2c.demand_miss_rate::total 0.327815 |
| system.l2c.overall_miss_rate::cpu0.inst 0.610278 |
| system.l2c.overall_miss_rate::cpu0.data 0.970588 |
| system.l2c.overall_miss_rate::cpu1.inst 0.038251 |
| system.l2c.overall_miss_rate::cpu1.data 0.640000 |
| system.l2c.overall_miss_rate::cpu2.inst 0.177596 |
| system.l2c.overall_miss_rate::cpu2.data 0.884615 |
| system.l2c.overall_miss_rate::cpu3.inst 0.027248 |
| system.l2c.overall_miss_rate::cpu3.data 0.640000 |
| system.l2c.overall_miss_rate::total 0.327815 |
| system.l2c.ReadExReq_avg_miss_latency::cpu0.data 60515.151515 |
| system.l2c.ReadExReq_avg_miss_latency::cpu1.data 60821.428571 |
| system.l2c.ReadExReq_avg_miss_latency::cpu2.data 60733.333333 |
| system.l2c.ReadExReq_avg_miss_latency::cpu3.data 61500 |
| system.l2c.ReadExReq_avg_miss_latency::total 60665.492958 |
| system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 60529.824561 |
| system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 60357.142857 |
| system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 59769.230769 |
| system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 55250 |
| system.l2c.ReadCleanReq_avg_miss_latency::total 60250 |
| system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 60507.575758 |
| system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 60000 |
| system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 60500 |
| system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 60250 |
| system.l2c.ReadSharedReq_avg_miss_latency::total 60487.179487 |
| system.l2c.demand_avg_miss_latency::cpu0.inst 60529.824561 |
| system.l2c.demand_avg_miss_latency::cpu0.data 60512.121212 |
| system.l2c.demand_avg_miss_latency::cpu1.inst 60357.142857 |
| system.l2c.demand_avg_miss_latency::cpu1.data 60718.750000 |
| system.l2c.demand_avg_miss_latency::cpu2.inst 59769.230769 |
| system.l2c.demand_avg_miss_latency::cpu2.data 60652.173913 |
| system.l2c.demand_avg_miss_latency::cpu3.inst 55250 |
| system.l2c.demand_avg_miss_latency::cpu3.data 61343.750000 |
| system.l2c.demand_avg_miss_latency::total 60380.471380 |
| system.l2c.overall_avg_miss_latency::cpu0.inst 60529.824561 |
| system.l2c.overall_avg_miss_latency::cpu0.data 60512.121212 |
| system.l2c.overall_avg_miss_latency::cpu1.inst 60357.142857 |
| system.l2c.overall_avg_miss_latency::cpu1.data 60718.750000 |
| system.l2c.overall_avg_miss_latency::cpu2.inst 59769.230769 |
| system.l2c.overall_avg_miss_latency::cpu2.data 60652.173913 |
| system.l2c.overall_avg_miss_latency::cpu3.inst 55250 |
| system.l2c.overall_avg_miss_latency::cpu3.data 61343.750000 |
| system.l2c.overall_avg_miss_latency::total 60380.471380 |
| system.l2c.blocked_cycles::no_mshrs 0 |
| system.l2c.blocked_cycles::no_targets 0 |
| system.l2c.blocked::no_mshrs 0 |
| system.l2c.blocked::no_targets 0 |
| system.l2c.avg_blocked_cycles::no_mshrs nan |
| system.l2c.avg_blocked_cycles::no_targets nan |
| system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 4 |
| system.l2c.ReadCleanReq_mshr_hits::cpu2.inst 7 |
| system.l2c.ReadCleanReq_mshr_hits::cpu3.inst 9 |
| system.l2c.ReadCleanReq_mshr_hits::total 20 |
| system.l2c.ReadSharedReq_mshr_hits::cpu1.data 1 |
| system.l2c.ReadSharedReq_mshr_hits::cpu3.data 1 |
| system.l2c.ReadSharedReq_mshr_hits::total 2 |
| system.l2c.demand_mshr_hits::cpu1.inst 4 |
| system.l2c.demand_mshr_hits::cpu1.data 1 |
| system.l2c.demand_mshr_hits::cpu2.inst 7 |
| system.l2c.demand_mshr_hits::cpu3.inst 9 |
| system.l2c.demand_mshr_hits::cpu3.data 1 |
| system.l2c.demand_mshr_hits::total 22 |
| system.l2c.overall_mshr_hits::cpu1.inst 4 |
| system.l2c.overall_mshr_hits::cpu1.data 1 |
| system.l2c.overall_mshr_hits::cpu2.inst 7 |
| system.l2c.overall_mshr_hits::cpu3.inst 9 |
| system.l2c.overall_mshr_hits::cpu3.data 1 |
| system.l2c.overall_mshr_hits::total 22 |
| system.l2c.ReadExReq_mshr_misses::cpu0.data 99 |
| system.l2c.ReadExReq_mshr_misses::cpu1.data 14 |
| system.l2c.ReadExReq_mshr_misses::cpu2.data 15 |
| system.l2c.ReadExReq_mshr_misses::cpu3.data 14 |
| system.l2c.ReadExReq_mshr_misses::total 142 |
| system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 285 |
| system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 10 |
| system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 58 |
| system.l2c.ReadCleanReq_mshr_misses::cpu3.inst 1 |
| system.l2c.ReadCleanReq_mshr_misses::total 354 |
| system.l2c.ReadSharedReq_mshr_misses::cpu0.data 66 |
| system.l2c.ReadSharedReq_mshr_misses::cpu1.data 1 |
| system.l2c.ReadSharedReq_mshr_misses::cpu2.data 8 |
| system.l2c.ReadSharedReq_mshr_misses::cpu3.data 1 |
| system.l2c.ReadSharedReq_mshr_misses::total 76 |
| system.l2c.demand_mshr_misses::cpu0.inst 285 |
| system.l2c.demand_mshr_misses::cpu0.data 165 |
| system.l2c.demand_mshr_misses::cpu1.inst 10 |
| system.l2c.demand_mshr_misses::cpu1.data 15 |
| system.l2c.demand_mshr_misses::cpu2.inst 58 |
| system.l2c.demand_mshr_misses::cpu2.data 23 |
| system.l2c.demand_mshr_misses::cpu3.inst 1 |
| system.l2c.demand_mshr_misses::cpu3.data 15 |
| system.l2c.demand_mshr_misses::total 572 |
| system.l2c.overall_mshr_misses::cpu0.inst 285 |
| system.l2c.overall_mshr_misses::cpu0.data 165 |
| system.l2c.overall_mshr_misses::cpu1.inst 10 |
| system.l2c.overall_mshr_misses::cpu1.data 15 |
| system.l2c.overall_mshr_misses::cpu2.inst 58 |
| system.l2c.overall_mshr_misses::cpu2.data 23 |
| system.l2c.overall_mshr_misses::cpu3.inst 1 |
| system.l2c.overall_mshr_misses::cpu3.data 15 |
| system.l2c.overall_mshr_misses::total 572 |
| system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5001000 |
| system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 711500 |
| system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 761000 |
| system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 721000 |
| system.l2c.ReadExReq_mshr_miss_latency::total 7194500 |
| system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 14401000 |
| system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 510000 |
| system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 2929500 |
| system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst 50500 |
| system.l2c.ReadCleanReq_mshr_miss_latency::total 17891000 |
| system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 3333500 |
| system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 50500 |
| system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 404000 |
| system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data 50500 |
| system.l2c.ReadSharedReq_mshr_miss_latency::total 3838500 |
| system.l2c.demand_mshr_miss_latency::cpu0.inst 14401000 |
| system.l2c.demand_mshr_miss_latency::cpu0.data 8334500 |
| system.l2c.demand_mshr_miss_latency::cpu1.inst 510000 |
| system.l2c.demand_mshr_miss_latency::cpu1.data 762000 |
| system.l2c.demand_mshr_miss_latency::cpu2.inst 2929500 |
| system.l2c.demand_mshr_miss_latency::cpu2.data 1165000 |
| system.l2c.demand_mshr_miss_latency::cpu3.inst 50500 |
| system.l2c.demand_mshr_miss_latency::cpu3.data 771500 |
| system.l2c.demand_mshr_miss_latency::total 28924000 |
| system.l2c.overall_mshr_miss_latency::cpu0.inst 14401000 |
| system.l2c.overall_mshr_miss_latency::cpu0.data 8334500 |
| system.l2c.overall_mshr_miss_latency::cpu1.inst 510000 |
| system.l2c.overall_mshr_miss_latency::cpu1.data 762000 |
| system.l2c.overall_mshr_miss_latency::cpu2.inst 2929500 |
| system.l2c.overall_mshr_miss_latency::cpu2.data 1165000 |
| system.l2c.overall_mshr_miss_latency::cpu3.inst 50500 |
| system.l2c.overall_mshr_miss_latency::cpu3.data 771500 |
| system.l2c.overall_mshr_miss_latency::total 28924000 |
| system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 |
| system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 |
| system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 |
| system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 |
| system.l2c.ReadExReq_mshr_miss_rate::total 1 |
| system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.610278 |
| system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.027322 |
| system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.158470 |
| system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst 0.002725 |
| system.l2c.ReadCleanReq_mshr_miss_rate::total 0.226054 |
| system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.929577 |
| system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.090909 |
| system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.727273 |
| system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data 0.090909 |
| system.l2c.ReadSharedReq_mshr_miss_rate::total 0.730769 |
| system.l2c.demand_mshr_miss_rate::cpu0.inst 0.610278 |
| system.l2c.demand_mshr_miss_rate::cpu0.data 0.970588 |
| system.l2c.demand_mshr_miss_rate::cpu1.inst 0.027322 |
| system.l2c.demand_mshr_miss_rate::cpu1.data 0.600000 |
| system.l2c.demand_mshr_miss_rate::cpu2.inst 0.158470 |
| system.l2c.demand_mshr_miss_rate::cpu2.data 0.884615 |
| system.l2c.demand_mshr_miss_rate::cpu3.inst 0.002725 |
| system.l2c.demand_mshr_miss_rate::cpu3.data 0.600000 |
| system.l2c.demand_mshr_miss_rate::total 0.315673 |
| system.l2c.overall_mshr_miss_rate::cpu0.inst 0.610278 |
| system.l2c.overall_mshr_miss_rate::cpu0.data 0.970588 |
| system.l2c.overall_mshr_miss_rate::cpu1.inst 0.027322 |
| system.l2c.overall_mshr_miss_rate::cpu1.data 0.600000 |
| system.l2c.overall_mshr_miss_rate::cpu2.inst 0.158470 |
| system.l2c.overall_mshr_miss_rate::cpu2.data 0.884615 |
| system.l2c.overall_mshr_miss_rate::cpu3.inst 0.002725 |
| system.l2c.overall_mshr_miss_rate::cpu3.data 0.600000 |
| system.l2c.overall_mshr_miss_rate::total 0.315673 |
| system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 50515.151515 |
| system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 50821.428571 |
| system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 50733.333333 |
| system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 51500 |
| system.l2c.ReadExReq_avg_mshr_miss_latency::total 50665.492958 |
| system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 50529.824561 |
| system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51000 |
| system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 50508.620690 |
| system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 50500 |
| system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 50539.548023 |
| system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 50507.575758 |
| system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 50500 |
| system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 50500 |
| system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50500 |
| system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 50506.578947 |
| system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 50529.824561 |
| system.l2c.demand_avg_mshr_miss_latency::cpu0.data 50512.121212 |
| system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 51000 |
| system.l2c.demand_avg_mshr_miss_latency::cpu1.data 50800 |
| system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 50508.620690 |
| system.l2c.demand_avg_mshr_miss_latency::cpu2.data 50652.173913 |
| system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 50500 |
| system.l2c.demand_avg_mshr_miss_latency::cpu3.data 51433.333333 |
| system.l2c.demand_avg_mshr_miss_latency::total 50566.433566 |
| system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 50529.824561 |
| system.l2c.overall_avg_mshr_miss_latency::cpu0.data 50512.121212 |
| system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 51000 |
| system.l2c.overall_avg_mshr_miss_latency::cpu1.data 50800 |
| system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 50508.620690 |
| system.l2c.overall_avg_mshr_miss_latency::cpu2.data 50652.173913 |
| system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 50500 |
| system.l2c.overall_avg_mshr_miss_latency::cpu3.data 51433.333333 |
| system.l2c.overall_avg_mshr_miss_latency::total 50566.433566 |
| system.membus.snoop_filter.tot_requests 839 |
| system.membus.snoop_filter.hit_single_requests 261 |
| system.membus.snoop_filter.hit_multi_requests 0 |
| system.membus.snoop_filter.tot_snoops 0 |
| system.membus.snoop_filter.hit_single_snoops 0 |
| system.membus.snoop_filter.hit_multi_snoops 0 |
| system.membus.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.membus.trans_dist::ReadResp 430 |
| system.membus.trans_dist::UpgradeReq 195 |
| system.membus.trans_dist::ReadExReq 208 |
| system.membus.trans_dist::ReadExResp 142 |
| system.membus.trans_dist::ReadSharedReq 430 |
| system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1405 |
| system.membus.pkt_count::total 1405 |
| system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 36608 |
| system.membus.pkt_size::total 36608 |
| system.membus.snoops 261 |
| system.membus.snoopTraffic 0 |
| system.membus.snoop_fanout::samples 839 |
| system.membus.snoop_fanout::mean 0 |
| system.membus.snoop_fanout::stdev 0 |
| system.membus.snoop_fanout::underflows 0 0.00% 0.00% |
| system.membus.snoop_fanout::0 839 100.00% 100.00% |
| system.membus.snoop_fanout::1 0 0.00% 100.00% |
| system.membus.snoop_fanout::overflows 0 0.00% 100.00% |
| system.membus.snoop_fanout::min_value 0 |
| system.membus.snoop_fanout::max_value 0 |
| system.membus.snoop_fanout::total 839 |
| system.membus.reqLayer0.occupancy 587124 |
| system.membus.reqLayer0.utilization 0.2 |
| system.membus.respLayer1.occupancy 2860000 |
| system.membus.respLayer1.utilization 1.1 |
| system.toL2Bus.snoop_filter.tot_requests 3977 |
| system.toL2Bus.snoop_filter.hit_single_requests 1080 |
| system.toL2Bus.snoop_filter.hit_multi_requests 1895 |
| system.toL2Bus.snoop_filter.tot_snoops 0 |
| system.toL2Bus.snoop_filter.hit_single_snoops 0 |
| system.toL2Bus.snoop_filter.hit_multi_snoops 0 |
| system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 263409500 |
| system.toL2Bus.trans_dist::ReadResp 2225 |
| system.toL2Bus.trans_dist::WritebackDirty 1 |
| system.toL2Bus.trans_dist::WritebackClean 1056 |
| system.toL2Bus.trans_dist::CleanEvict 1 |
| system.toL2Bus.trans_dist::UpgradeReq 274 |
| system.toL2Bus.trans_dist::UpgradeResp 274 |
| system.toL2Bus.trans_dist::ReadExReq 420 |
| system.toL2Bus.trans_dist::ReadExResp 420 |
| system.toL2Bus.trans_dist::ReadCleanReq 1566 |
| system.toL2Bus.trans_dist::ReadSharedReq 659 |
| system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1149 |
| system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 581 |
| system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1012 |
| system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 366 |
| system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side 1012 |
| system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 365 |
| system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side 1015 |
| system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 368 |
| system.toL2Bus.pkt_count::total 5868 |
| system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 43648 |
| system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 10944 |
| system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 41344 |
| system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 1600 |
| system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side 41344 |
| system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side 1664 |
| system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side 41472 |
| system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side 1600 |
| system.toL2Bus.pkt_size::total 183616 |
| system.toL2Bus.snoops 1028 |
| system.toL2Bus.snoopTraffic 53312 |
| system.toL2Bus.snoop_fanout::samples 2919 |
| system.toL2Bus.snoop_fanout::mean 1.294964 |
| system.toL2Bus.snoop_fanout::stdev 1.172134 |
| system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% |
| system.toL2Bus.snoop_fanout::0 1002 34.33% 34.33% |
| system.toL2Bus.snoop_fanout::1 753 25.80% 60.12% |
| system.toL2Bus.snoop_fanout::2 465 15.93% 76.05% |
| system.toL2Bus.snoop_fanout::3 699 23.95% 100.00% |
| system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% |
| system.toL2Bus.snoop_fanout::5 0 0.00% 100.00% |
| system.toL2Bus.snoop_fanout::6 0 0.00% 100.00% |
| system.toL2Bus.snoop_fanout::7 0 0.00% 100.00% |
| system.toL2Bus.snoop_fanout::8 0 0.00% 100.00% |
| system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% |
| system.toL2Bus.snoop_fanout::min_value 0 |
| system.toL2Bus.snoop_fanout::max_value 3 |
| system.toL2Bus.snoop_fanout::total 2919 |
| system.toL2Bus.reqLayer0.occupancy 3053983 |
| system.toL2Bus.reqLayer0.utilization 1.2 |
| system.toL2Bus.respLayer0.occupancy 700500 |
| system.toL2Bus.respLayer0.utilization 0.3 |
| system.toL2Bus.respLayer1.occupancy 499498 |
| system.toL2Bus.respLayer1.utilization 0.2 |
| system.toL2Bus.respLayer2.occupancy 550995 |
| system.toL2Bus.respLayer2.utilization 0.2 |
| system.toL2Bus.respLayer3.occupancy 431976 |
| system.toL2Bus.respLayer3.utilization 0.2 |
| system.toL2Bus.respLayer4.occupancy 552491 |
| system.toL2Bus.respLayer4.utilization 0.2 |
| system.toL2Bus.respLayer5.occupancy 427974 |
| system.toL2Bus.respLayer5.utilization 0.2 |
| system.toL2Bus.respLayer6.occupancy 554986 |
| system.toL2Bus.respLayer6.utilization 0.2 |
| system.toL2Bus.respLayer7.occupancy 431477 |
| system.toL2Bus.respLayer7.utilization 0.2 |
| |
| ---------- End Simulation Statistics ---------- |