blob: dc91da33cf67df7f0378e385b9bee9aeb5ff8d7a [file] [log] [blame]
// Copyright (c) 2010 ARM Limited
// All rights reserved
//
// The license below extends only to copyright in the software and shall
// not be construed as granting a license to any other intellectual
// property including but not limited to intellectual property relating
// to a hardware implementation of the functionality of the software
// licensed hereunder. You may use the software subject to the license
// terms below provided that you ensure that this notice is replicated
// unmodified and in its entirety in all distributions of the software,
// modified or unmodified, in source code or in binary form.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are
// met: redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer;
// redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution;
// neither the name of the copyright holders nor the names of its
// contributors may be used to endorse or promote products derived from
// this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
def format ArmMultAndMultAcc() {{
decode_block = '''
{
// The manual defines this field as 23-20, but bit 20 is usually
// ignored.
const uint32_t op = bits(machInst, 23, 21);
const bool s = bits(machInst, 20);
const IntRegIndex rd = (IntRegIndex)(uint32_t)bits(machInst, 19, 16);
const IntRegIndex ra = (IntRegIndex)(uint32_t)bits(machInst, 15, 12);
const IntRegIndex rm = (IntRegIndex)(uint32_t)bits(machInst, 11, 8);
const IntRegIndex rn = (IntRegIndex)(uint32_t)bits(machInst, 3, 0);
switch (op) {
case 0x0:
if (s) {
return new MulCc(machInst, rd, rm, rn);
} else {
return new Mul(machInst, rd, rm, rn);
}
case 0x1:
if (s) {
return new MlaCc(machInst, rd, rn, rm, ra);
} else {
return new Mla(machInst, rd, rn, rm, ra);
}
case 0x2:
return new Umaal(machInst, ra, rd, rn, rm);
case 0x3:
return new Mls(machInst, rd, rn, rm, ra);
case 0x4:
if (s) {
return new UmullCc(machInst, ra, rd, rn, rm);
} else {
return new Umull(machInst, ra, rd, rn, rm);
}
case 0x5:
if (s) {
return new UmlalCc(machInst, ra, rd, rn, rm);
} else {
return new Umlal(machInst, ra, rd, rn, rm);
}
case 0x6:
if (s) {
return new SmullCc(machInst, ra, rd, rn, rm);
} else {
return new Smull(machInst, ra, rd, rn, rm);
}
case 0x7:
if (s) {
return new SmlalCc(machInst, ra, rd, rn, rm);
} else {
return new Smlal(machInst, ra, rd, rn, rm);
}
default:
GEM5_UNREACHABLE;
}
}
'''
}};
def format ArmHalfWordMultAndMultAcc() {{
decode_block = '''
{
const uint32_t op1 = bits(machInst, 22, 21);
const bool op = bits(machInst, 5);
const IntRegIndex rd = (IntRegIndex)(uint32_t)bits(machInst, 19, 16);
const IntRegIndex ra = (IntRegIndex)(uint32_t)bits(machInst, 15, 12);
const IntRegIndex rm = (IntRegIndex)(uint32_t)bits(machInst, 11, 8);
const IntRegIndex rn = (IntRegIndex)(uint32_t)bits(machInst, 3, 0);
switch (op1) {
case 0x0:
switch (bits(machInst, 6, 5)) {
case 0x0:
return new SmlabbCc(machInst, rd, rn, rm, ra);
case 0x1:
return new SmlatbCc(machInst, rd, rn, rm, ra);
case 0x2:
return new SmlabtCc(machInst, rd, rn, rm, ra);
case 0x3:
return new SmlattCc(machInst, rd, rn, rm, ra);
default:
GEM5_UNREACHABLE;
}
case 0x1:
if (op) {
if (bits(machInst, 6)) {
return new Smulwt(machInst, rd, rn, rm);
} else {
return new Smulwb(machInst, rd, rn, rm);
}
} else {
if (bits(machInst, 6)) {
return new SmlawtCc(machInst, rd, rn, rm, ra);
} else {
return new SmlawbCc(machInst, rd, rn, rm, ra);
}
}
case 0x2:
switch (bits(machInst, 6, 5)) {
case 0x0:
return new Smlalbb(machInst, ra, rd, rn, rm);
case 0x1:
return new Smlaltb(machInst, ra, rd, rn, rm);
case 0x2:
return new Smlalbt(machInst, ra, rd, rn, rm);
case 0x3:
return new Smlaltt(machInst, ra, rd, rn, rm);
default:
GEM5_UNREACHABLE;
}
case 0x3:
switch (bits(machInst, 6, 5)) {
case 0x0:
return new Smulbb(machInst, rd, rn, rm);
case 0x1:
return new Smultb(machInst, rd, rn, rm);
case 0x2:
return new Smulbt(machInst, rd, rn, rm);
case 0x3:
return new Smultt(machInst, rd, rn, rm);
default:
GEM5_UNREACHABLE;
}
default:
GEM5_UNREACHABLE;
}
}
'''
}};
def format Thumb32MulMulAccAndAbsDiff() {{
decode_block = '''
{
const uint32_t op1 = bits(machInst, 22, 20);
const uint32_t op2 = bits(machInst, 5, 4);
const IntRegIndex ra = (IntRegIndex)(uint32_t)bits(machInst, 15, 12);
const IntRegIndex rn = (IntRegIndex)(uint32_t)bits(machInst, 19, 16);
const IntRegIndex rd = (IntRegIndex)(uint32_t)bits(machInst, 11, 8);
const IntRegIndex rm = (IntRegIndex)(uint32_t)bits(machInst, 3, 0);
if (op1 != 0x1 && bits(op2, 1) != 0) {
return new Unknown(machInst);
}
switch (op1) {
case 0x0:
if (op2 == 0) {
if (ra == 0xf) {
return new Mul(machInst, rd, rn, rm);
} else {
return new Mla(machInst, rd, rn, rm, ra);
}
} else {
return new Mls(machInst, rd, rn, rm, ra);
}
case 0x1:
if (ra == 0xf) {
switch (bits(machInst, 5, 4)) {
case 0x0:
return new Smulbb(machInst, rd, rn, rm);
case 0x1:
return new Smulbt(machInst, rd, rn, rm);
case 0x2:
return new Smultb(machInst, rd, rn, rm);
case 0x3:
return new Smultt(machInst, rd, rn, rm);
}
} else {
switch (bits(machInst, 5, 4)) {
case 0x0:
return new SmlabbCc(machInst, rd, rn, rm, ra);
case 0x1:
return new SmlabtCc(machInst, rd, rn, rm, ra);
case 0x2:
return new SmlatbCc(machInst, rd, rn, rm, ra);
case 0x3:
return new SmlattCc(machInst, rd, rn, rm, ra);
}
}
GEM5_UNREACHABLE;
case 0x2:
if (ra == 0xf) {
if (bits(machInst, 4)) {
return new SmuadxCc(machInst, rd, rn, rm);
} else {
return new SmuadCc(machInst, rd, rn, rm);
}
} else {
if (bits(machInst, 4)) {
return new SmladxCc(machInst, rd, rn, rm, ra);
} else {
return new SmladCc(machInst, rd, rn, rm, ra);
}
}
case 0x3:
if (ra == 0xf) {
if (bits(machInst, 4)) {
return new Smulwt(machInst, rd, rn, rm);
} else {
return new Smulwb(machInst, rd, rn, rm);
}
} else {
if (bits(machInst, 4)) {
return new SmlawtCc(machInst, rd, rn, rm, ra);
} else {
return new SmlawbCc(machInst, rd, rn, rm, ra);
}
}
case 0x4:
if (ra == 0xf) {
if (bits(machInst, 4)) {
return new Smusdx(machInst, rd, rn, rm);
} else {
return new Smusd(machInst, rd, rn, rm);
}
} else {
if (bits(machInst, 4)) {
return new SmlsdxCc(machInst, rd, rn, rm, ra);
} else {
return new SmlsdCc(machInst, rd, rn, rm, ra);
}
}
case 0x5:
if (ra == 0xf) {
if (bits(machInst, 4)) {
return new Smmulr(machInst, rd, rn, rm);
} else {
return new Smmul(machInst, rd, rn, rm);
}
} else {
if (bits(machInst, 4)) {
return new Smmlar(machInst, rd, rn, rm, ra);
} else {
return new Smmla(machInst, rd, rn, rm, ra);
}
}
case 0x6:
if (bits(machInst, 4)) {
return new Smmlsr(machInst, rd, rn, rm, ra);
} else {
return new Smmls(machInst, rd, rn, rm, ra);
}
case 0x7:
if (op2 != 0x0) {
return new Unknown(machInst);
} else if (ra == 0xf) {
return new Usad8(machInst, rd, rn, rm);
} else {
return new Usada8(machInst, rd, rn, rm, ra);
}
default:
GEM5_UNREACHABLE;
}
}
'''
}};
def format Thumb32LongMulMulAccAndDiv() {{
decode_block = '''
{
const uint32_t op1 = bits(machInst, 22, 20);
const uint32_t op2 = bits(machInst, 7, 4);
const IntRegIndex rn = (IntRegIndex)(uint32_t)bits(machInst, 19, 16);
const IntRegIndex rdlo = (IntRegIndex)(uint32_t)bits(machInst, 15, 12);
const IntRegIndex rdhi = (IntRegIndex)(uint32_t)bits(machInst, 11, 8);
const IntRegIndex rm = (IntRegIndex)(uint32_t)bits(machInst, 3, 0);
switch (op1) {
case 0x0:
if (op2 == 0x0) {
return new Smull(machInst, rdlo, rdhi, rn, rm);
}
break;
case 0x1:
if (op2 == 0xf) {
return new Sdiv(machInst, rdhi, rn, rm);
}
break;
case 0x2:
if (op2 == 0x0) {
return new Umull(machInst, rdlo, rdhi, rn, rm);
}
break;
case 0x3:
if (op2 == 0xf) {
return new Udiv(machInst, rdhi, rn, rm);
}
break;
case 0x4:
if (op2 == 0) {
return new Smlal(machInst, rdlo, rdhi, rn, rm);
} else if (bits(op2, 3, 2) == 0x2) {
switch (bits(machInst, 5, 4)) {
case 0x0:
return new Smlalbb(machInst, rdlo, rdhi, rn, rm);
case 0x1:
return new Smlalbt(machInst, rdlo, rdhi, rn, rm);
case 0x2:
return new Smlaltb(machInst, rdlo, rdhi, rn, rm);
case 0x3:
return new Smlaltt(machInst, rdlo, rdhi, rn, rm);
}
} else if (bits(op2, 3, 1) == 0x6) {
if (bits(machInst, 4)) {
return new Smlaldx(machInst, rdlo, rdhi, rn, rm);
} else {
return new Smlald(machInst, rdlo, rdhi, rn, rm);
}
}
break;
case 0x5:
if (bits(op2, 3, 1) == 0x6) {
if (bits(machInst, 4)) {
return new Smlsldx(machInst, rdlo, rdhi, rn, rm);
} else {
return new Smlsld(machInst, rdlo, rdhi, rn, rm);
}
}
break;
case 0x6:
if (op2 == 0) {
return new Umlal(machInst, rdlo, rdhi, rn, rm);
} else if (op2 == 0x6) {
return new Umaal(machInst, rdlo, rdhi, rn, rm);
}
break;
}
return new Unknown(machInst);
}
'''
}};
def format ArmSignedMultiplies() {{
decode_block = '''
{
const uint32_t op1 = bits(machInst, 22, 20);
// This is 7-5 in the manual, but bit 5 is always ignored.
const uint32_t op2 = bits(machInst, 7, 6);
const bool aIsF = (bits(machInst, 15, 12) == 0xf);
const IntRegIndex rd = (IntRegIndex)(uint32_t)bits(machInst, 19, 16);
const IntRegIndex rn = (IntRegIndex)(uint32_t)bits(machInst, 3, 0);
const IntRegIndex rm = (IntRegIndex)(uint32_t)bits(machInst, 11, 8);
const IntRegIndex ra = (IntRegIndex)(uint32_t)bits(machInst, 15, 12);
const bool m = bits(machInst, 5);
switch (op1) {
case 0x0:
if (op2 == 0) {
if (aIsF) {
if (m) {
return new SmuadxCc(machInst, rd, rn, rm);
} else {
return new SmuadCc(machInst, rd, rn, rm);
}
} else {
if (m) {
return new SmladxCc(machInst, rd, rn, rm, ra);
} else {
return new SmladCc(machInst, rd, rn, rm, ra);
}
}
} else if (op2 == 1) {
if (aIsF) {
if (m) {
return new Smusdx(machInst, rd, rn, rm);
} else {
return new Smusd(machInst, rd, rn, rm);
}
} else {
if (m) {
return new SmlsdxCc(machInst, rd, rn, rm, ra);
} else {
return new SmlsdCc(machInst, rd, rn, rm, ra);
}
}
}
break;
case 0x1:
if (op2 == 0 && m == 0 && ra == 0xf) {
return new Sdiv(machInst, rd, rn, rm);
}
break;
case 0x3:
if (op2 == 0 && m == 0 && ra == 0xf) {
return new Udiv(machInst, rd, rn, rm);
}
break;
case 0x4:
if (op2 == 0) {
if (m) {
return new Smlaldx(machInst, ra, rd, rn, rm);
} else {
return new Smlald(machInst, ra, rd, rn, rm);
}
} else if (op2 == 1) {
if (m) {
return new Smlsldx(machInst, ra, rd, rn, rm);
} else {
return new Smlsld(machInst, ra, rd, rn, rm);
}
}
break;
case 0x5:
if (op2 == 0) {
if (aIsF) {
if (m) {
return new Smmulr(machInst, rd, rn, rm);
} else {
return new Smmul(machInst, rd, rn, rm);
}
} else {
if (m) {
return new Smmlar(machInst, rd, rn, rm, ra);
} else {
return new Smmla(machInst, rd, rn, rm, ra);
}
}
} else if (op2 == 0x3) {
if (m) {
return new Smmlsr(machInst, rd, rn, rm, ra);
} else {
return new Smmls(machInst, rd, rn, rm, ra);
}
}
break;
default:
break;
}
return new Unknown(machInst);
}
'''
}};