blob: 80288ded57fbe98df02300c8887767ddc505027f [file] [log] [blame]
# -*- mode:python -*-
# Copyright (c) 2009-2014, 2017, 2020 ARM Limited
# All rights reserved.
#
# The license below extends only to copyright in the software and shall
# not be construed as granting a license to any other intellectual
# property including but not limited to intellectual property relating
# to a hardware implementation of the functionality of the software
# licensed hereunder. You may use the software subject to the license
# terms below provided that you ensure that this notice is replicated
# unmodified and in its entirety in all distributions of the software,
# modified or unmodified, in source code or in binary form.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
from m5.defines import buildEnv
from m5.SimObject import *
from m5.params import *
from m5.params import isNullPointer
from m5.proxy import *
from m5.objects.Gic import ArmInterruptPin, ArmPPI
from m5.util.fdthelper import *
class ProbeEvent(object):
def __init__(self, pmu, _eventId, obj, *listOfNames):
self.obj = obj
self.names = listOfNames
self.eventId = _eventId
self.pmu = pmu
def register(self):
if self.obj:
for name in self.names:
self.pmu.getCCObject().addEventProbe(
self.eventId, self.obj.getCCObject(), name
)
class SoftwareIncrement(object):
def __init__(self, pmu, _eventId):
self.eventId = _eventId
self.pmu = pmu
def register(self):
self.pmu.getCCObject().addSoftwareIncrementEvent(self.eventId)
ARCH_EVENT_CORE_CYCLES = 0x11
class ArmPMU(SimObject):
type = "ArmPMU"
cxx_class = "gem5::ArmISA::PMU"
cxx_header = "arch/arm/pmu.hh"
cxx_exports = [
PyBindMethod("addEventProbe"),
PyBindMethod("addSoftwareIncrementEvent"),
]
_events = None
def addEvent(self, newObject):
if not (
isinstance(newObject, ProbeEvent)
or isinstance(newObject, SoftwareIncrement)
):
raise TypeError(
"argument must be of ProbeEvent or " "SoftwareIncrement type"
)
if not self._events:
self._events = []
self._events.append(newObject)
# Override the normal SimObject::regProbeListeners method and
# register deferred event handlers.
def regProbeListeners(self):
for event in self._events:
event.register()
self.getCCObject().regProbeListeners()
def addArchEvents(
self,
cpu=None,
itb=None,
dtb=None,
icache=None,
dcache=None,
l2cache=None,
):
"""Add architected events to the PMU.
This method can be called multiple times with only a subset of
the keyword arguments set. This enables event registration in
configuration scripts to happen closer to the instantiation of
the instrumented objects (e.g., the memory system) instead of
a central point.
CPU events should also be registered once per CPU that is
sharing the PMU (e.g., when switching between CPU models).
"""
bpred = getattr(cpu, "branchPred", None) if cpu else None
if bpred is not None and isNullPointer(bpred):
bpred = None
# 0x00: SW_INCR
self.addEvent(SoftwareIncrement(self, 0x00))
# 0x01: L1I_CACHE_REFILL
# 0x02: L1I_TLB_REFILL,
self.addEvent(ProbeEvent(self, 0x02, itb, "Refills"))
# 0x03: L1D_CACHE_REFILL
# 0x04: L1D_CACHE
# 0x05: L1D_TLB_REFILL
self.addEvent(ProbeEvent(self, 0x05, dtb, "Refills"))
# 0x06: LD_RETIRED
self.addEvent(ProbeEvent(self, 0x06, cpu, "RetiredLoads"))
# 0x07: ST_RETIRED
self.addEvent(ProbeEvent(self, 0x07, cpu, "RetiredStores"))
# 0x08: INST_RETIRED
self.addEvent(ProbeEvent(self, 0x08, cpu, "RetiredInsts"))
# 0x09: EXC_TAKEN
# 0x0A: EXC_RETURN
# 0x0B: CID_WRITE_RETIRED
# 0x0C: PC_WRITE_RETIRED
# 0x0D: BR_IMMED_RETIRED
# 0x0E: BR_RETURN_RETIRED
# 0x0F: UNALIGEND_LDST_RETIRED
# 0x10: BR_MIS_PRED
self.addEvent(ProbeEvent(self, 0x10, bpred, "Misses"))
# 0x11: CPU_CYCLES
self.addEvent(
ProbeEvent(self, ARCH_EVENT_CORE_CYCLES, cpu, "ActiveCycles")
)
# 0x12: BR_PRED
self.addEvent(ProbeEvent(self, 0x12, bpred, "Branches"))
# 0x13: MEM_ACCESS
self.addEvent(
ProbeEvent(self, 0x13, cpu, "RetiredLoads", "RetiredStores")
)
# 0x14: L1I_CACHE
# 0x15: L1D_CACHE_WB
# 0x16: L2D_CACHE
# 0x17: L2D_CACHE_REFILL
# 0x18: L2D_CACHE_WB
# 0x19: BUS_ACCESS
# 0x1A: MEMORY_ERROR
# 0x1B: INST_SPEC
# 0x1C: TTBR_WRITE_RETIRED
# 0x1D: BUS_CYCLES
# 0x1E: CHAIN
# 0x1F: L1D_CACHE_ALLOCATE
# 0x20: L2D_CACHE_ALLOCATE
# 0x21: BR_RETIRED
self.addEvent(ProbeEvent(self, 0x21, cpu, "RetiredBranches"))
# 0x22: BR_MIS_PRED_RETIRED
# 0x23: STALL_FRONTEND
# 0x24: STALL_BACKEND
# 0x25: L1D_TLB
# 0x26: L1I_TLB
# 0x27: L2I_CACHE
# 0x28: L2I_CACHE_REFILL
# 0x29: L3D_CACHE_ALLOCATE
# 0x2A: L3D_CACHE_REFILL
# 0x2B: L3D_CACHE
# 0x2C: L3D_CACHE_WB
# 0x2D: L2D_TLB_REFILL
# 0x2E: L2I_TLB_REFILL
# 0x2F: L2D_TLB
# 0x30: L2I_TLB
def generateDeviceTree(self, state):
# For simplicity we just support PPIs for DTB autogen otherwise
# it would be difficult to construct a ordered list of SPIs
assert isinstance(self.interrupt, ArmPPI)
node = FdtNode("pmu")
node.appendCompatible("arm,armv8-pmuv3")
gic = self.platform.unproxy(self).gic
node.append(
FdtPropertyWords(
"interrupts", self.interrupt.generateFdtProperty(gic)
)
)
yield node
cycleEventId = Param.Int(ARCH_EVENT_CORE_CYCLES, "Cycle event id")
platform = Param.Platform(Parent.any, "Platform this device is part of.")
eventCounters = Param.Int(31, "Number of supported PMU counters")
interrupt = Param.ArmInterruptPin("PMU interrupt")