blob: 1d9d585c3785f996630f27f9003e79efa9e8d702 [file] [log] [blame]
/*
* Copyright 2019 Google, Inc.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met: redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer;
* redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution;
* neither the name of the copyright holders nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Gabe Black
*/
#ifndef __ARCH_ARM_FASTMODEL_ARM_CPU_HH__
#define __ARCH_ARM_FASTMODEL_ARM_CPU_HH__
#include "arch/arm/fastmodel/iris/arm/cpu.hh"
#include "params/FastModelArmCPU.hh"
namespace FastModel
{
// This class adds non-Iris, gem5 functionality to this CPU model.
class ArmCPU : public Iris::ArmCPU
{
private:
class MemPort : public MasterPort
{
public:
using MasterPort::MasterPort;
bool
recvTimingResp(PacketPtr pkt) override
{
panic("%s.%s not implemented.\n", name(), __FUNCTION__);
}
void
recvReqRetry() override
{
panic("%s.%s not implemented.\n", name(), __FUNCTION__);
}
};
MemPort mem;
public:
ArmCPU(FastModelArmCPUParams *params);
void initState() override;
Port &getPort(const std::string &if_name,
PortID idx=InvalidPortID) override;
Port &getDataPort() override { return mem; }
Port &getInstPort() override { return mem; }
};
} // namespace FastModel
#endif // __ARCH_ARM_FASTMODEL_ARM_CPU_HH__