src/arch/x86/isa/insts/general_purpose/input_output/string_io.py

# Copyright (c) 2007-2008 The Hewlett-Packard Development Company
# All rights reserved.
#
# The license below extends only to copyright in the software and shall
# not be construed as granting a license to any other intellectual
# property including but not limited to intellectual property relating
# to a hardware implementation of the functionality of the software
# licensed hereunder.  You may use the software subject to the license
# terms below provided that you ensure that this notice is replicated
# unmodified and in its entirety in all distributions of the software,
# modified or unmodified, in source code or in binary form.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

microcode = '''
def macroop INS_M_R {
    # Find the constant we need to either add or subtract from rdi
    ruflag t0, 10
    movi t3, t3, dsz, flags=(CEZF,), dataSize=asz
    subi t4, t0, dsz, dataSize=asz
    mov t3, t3, t4, flags=(nCEZF,), dataSize=asz

    zexti t2, reg, 15, dataSize=8

    mfence
    ld t6, intseg, [1, t2, t0], "IntAddrPrefixIO << 3", addressSize=8, \
        nonSpec=True
    st t6, es, [1, t0, rdi]
    mfence

    add rdi, rdi, t3, dataSize=asz
};

def macroop INS_E_M_R {
    and t0, rcx, rcx, flags=(EZF,), dataSize=asz
    br label("end"), flags=(CEZF,)
    # Find the constant we need to either add or subtract from rdi
    ruflag t0, 10
    movi t3, t3, dsz, flags=(CEZF,), dataSize=asz
    subi t4, t0, dsz, dataSize=asz
    mov t3, t3, t4, flags=(nCEZF,), dataSize=asz

    zexti t2, reg, 15, dataSize=8

    mfence
topOfLoop:
    ld t6, intseg, [1, t2, t0], "IntAddrPrefixIO << 3", addressSize=8, \
        nonSpec=True
    st t6, es, [1, t0, rdi]

    subi rcx, rcx, 1, flags=(EZF,), dataSize=asz
    add rdi, rdi, t3, dataSize=asz
    br label("topOfLoop"), flags=(nCEZF,)
end:
    mfence
    fault "NoFault"
};

def macroop OUTS_R_M {
    # Find the constant we need to either add or subtract from rdi
    ruflag t0, 10
    movi t3, t3, dsz, flags=(CEZF,), dataSize=asz
    subi t4, t0, dsz, dataSize=asz
    mov t3, t3, t4, flags=(nCEZF,), dataSize=asz

    zexti t2, reg, 15, dataSize=8

    mfence
    ld t6, ds, [1, t0, rsi]
    st t6, intseg, [1, t2, t0], "IntAddrPrefixIO << 3", addressSize=8, \
        nonSpec=True
    mfence

    add rsi, rsi, t3, dataSize=asz
};

def macroop OUTS_E_R_M {
    and t0, rcx, rcx, flags=(EZF,), dataSize=asz
    br label("end"), flags=(CEZF,)
    # Find the constant we need to either add or subtract from rdi
    ruflag t0, 10
    movi t3, t3, dsz, flags=(CEZF,), dataSize=asz
    subi t4, t0, dsz, dataSize=asz
    mov t3, t3, t4, flags=(nCEZF,), dataSize=asz

    zexti t2, reg, 15, dataSize=8

    mfence
topOfLoop:
    ld t6, ds, [1, t0, rsi]
    st t6, intseg, [1, t2, t0], "IntAddrPrefixIO << 3", addressSize=8, \
        nonSpec=True

    subi rcx, rcx, 1, flags=(EZF,), dataSize=asz
    add rsi, rsi, t3, dataSize=asz
    br label("topOfLoop"), flags=(nCEZF,)
end:
    mfence
    fault "NoFault"
};
'''