src/arch/arm/tlbi_op.cc

/*
 * Copyright (c) 2018-2022 Arm Limited
 * All rights reserved
 *
 * The license below extends only to copyright in the software and shall
 * not be construed as granting a license to any other intellectual
 * property including but not limited to intellectual property relating
 * to a hardware implementation of the functionality of the software
 * licensed hereunder.  You may use the software subject to the license
 * terms below provided that you ensure that this notice is replicated
 * unmodified and in its entirety in all distributions of the software,
 * modified or unmodified, in source code or in binary form.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "arch/arm/tlbi_op.hh"

#include "arch/arm/mmu.hh"
#include "cpu/checker/cpu.hh"

namespace gem5
{

namespace ArmISA {

void
TLBIALL::operator()(ThreadContext* tc)
{
    HCR hcr = tc->readMiscReg(MISCREG_HCR_EL2);
    inHost = (hcr.tge == 1 && hcr.e2h == 1);
    el2Enabled = EL2Enabled(tc);
    currentEL = currEL(tc);

    getMMUPtr(tc)->flush(*this);

    // If CheckerCPU is connected, need to notify it of a flush
    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flush(*this);
    }
}

bool
TLBIALL::match(TlbEntry* te, vmid_t vmid) const
{
    return te->valid && secureLookup == !te->nstid &&
        (te->vmid == vmid || el2Enabled) &&
        te->checkELMatch(targetEL, inHost);
}

void
ITLBIALL::operator()(ThreadContext* tc)
{
    el2Enabled = EL2Enabled(tc);
    getMMUPtr(tc)->iflush(*this);
}

bool
ITLBIALL::match(TlbEntry* te, vmid_t vmid) const
{
    return TLBIALL::match(te, vmid) && (te->type & TypeTLB::instruction);
}

void
DTLBIALL::operator()(ThreadContext* tc)
{
    el2Enabled = EL2Enabled(tc);
    getMMUPtr(tc)->dflush(*this);
}

bool
DTLBIALL::match(TlbEntry* te, vmid_t vmid) const
{
    return TLBIALL::match(te, vmid) && (te->type & TypeTLB::data);
}

void
TLBIALLEL::operator()(ThreadContext* tc)
{
    HCR hcr = tc->readMiscReg(MISCREG_HCR_EL2);
    inHost = (hcr.tge == 1 && hcr.e2h == 1);
    getMMUPtr(tc)->flush(*this);

    // If CheckerCPU is connected, need to notify it of a flush
    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flush(*this);
    }
}

bool
TLBIALLEL::match(TlbEntry* te, vmid_t vmid) const
{
    return te->valid && secureLookup == !te->nstid &&
        te->checkELMatch(targetEL, inHost);
}

void
TLBIVMALL::operator()(ThreadContext* tc)
{
    HCR hcr = tc->readMiscReg(MISCREG_HCR_EL2);
    inHost = (hcr.tge == 1 && hcr.e2h == 1);
    el2Enabled = EL2Enabled(tc);

    getMMUPtr(tc)->flush(*this);

    // If CheckerCPU is connected, need to notify it of a flush
    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flush(*this);
    }
}

bool
TLBIVMALL::match(TlbEntry* te, vmid_t vmid) const
{
    return te->valid && secureLookup == !te->nstid &&
        te->checkELMatch(targetEL, inHost) &&
        (te->vmid == vmid || !el2Enabled || (!stage2Flush() && inHost));
}

void
TLBIASID::operator()(ThreadContext* tc)
{
    HCR hcr = tc->readMiscReg(MISCREG_HCR_EL2);
    inHost = (hcr.tge == 1 && hcr.e2h == 1);
    el2Enabled = EL2Enabled(tc);

    getMMUPtr(tc)->flushStage1(*this);
    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flushStage1(*this);
    }
}

bool
TLBIASID::match(TlbEntry* te, vmid_t vmid) const
{
    return te->valid && te->asid == asid &&
        secureLookup == !te->nstid &&
        te->checkELMatch(targetEL, inHost) &&
        (te->vmid == vmid || !el2Enabled || inHost);
}

void
ITLBIASID::operator()(ThreadContext* tc)
{
    el2Enabled = EL2Enabled(tc);
    getMMUPtr(tc)->iflush(*this);
}

bool
ITLBIASID::match(TlbEntry* te, vmid_t vmid) const
{
    return TLBIASID::match(te, vmid) && (te->type & TypeTLB::instruction);
}

void
DTLBIASID::operator()(ThreadContext* tc)
{
    el2Enabled = EL2Enabled(tc);
    getMMUPtr(tc)->dflush(*this);
}

bool
DTLBIASID::match(TlbEntry* te, vmid_t vmid) const
{
    return TLBIASID::match(te, vmid) && (te->type & TypeTLB::data);
}

void
TLBIALLN::operator()(ThreadContext* tc)
{
    getMMUPtr(tc)->flush(*this);

    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flush(*this);
    }
}

bool
TLBIALLN::match(TlbEntry* te, vmid_t vmid) const
{
    return te->valid && te->nstid &&
        te->isHyp == (targetEL == EL2) &&
        te->checkELMatch(targetEL, false);
}

void
TLBIMVAA::operator()(ThreadContext* tc)
{
    HCR hcr = tc->readMiscReg(MISCREG_HCR_EL2);
    inHost = (hcr.tge == 1 && hcr.e2h == 1);
    getMMUPtr(tc)->flushStage1(*this);

    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flushStage1(*this);
    }
}

bool
TLBIMVAA::match(TlbEntry* te, vmid_t vmid) const
{
    TlbEntry::Lookup lookup_data;
    lookup_data.va = sext<56>(addr);
    lookup_data.ignoreAsn = true;
    lookup_data.vmid = vmid;
    lookup_data.hyp = targetEL == EL2;
    lookup_data.secure = secureLookup;
    lookup_data.functional = true;
    lookup_data.targetEL = targetEL;
    lookup_data.inHost = inHost;
    lookup_data.mode = BaseMMU::Read;

    return te->match(lookup_data);
}

void
TLBIMVA::operator()(ThreadContext* tc)
{
    HCR hcr = tc->readMiscReg(MISCREG_HCR_EL2);
    inHost = (hcr.tge == 1 && hcr.e2h == 1);
    getMMUPtr(tc)->flushStage1(*this);

    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flushStage1(*this);
    }
}

bool
TLBIMVA::match(TlbEntry* te, vmid_t vmid) const
{
    TlbEntry::Lookup lookup_data;
    lookup_data.va = sext<56>(addr);
    lookup_data.asn = asid;
    lookup_data.ignoreAsn = false;
    lookup_data.vmid = vmid;
    lookup_data.hyp = targetEL == EL2;
    lookup_data.secure = secureLookup;
    lookup_data.functional = true;
    lookup_data.targetEL = targetEL;
    lookup_data.inHost = inHost;
    lookup_data.mode = BaseMMU::Read;

    return te->match(lookup_data);
}

void
ITLBIMVA::operator()(ThreadContext* tc)
{
    getMMUPtr(tc)->iflush(*this);
}

bool
ITLBIMVA::match(TlbEntry* te, vmid_t vmid) const
{
    return TLBIMVA::match(te, vmid) && (te->type & TypeTLB::instruction);
}

void
DTLBIMVA::operator()(ThreadContext* tc)
{
    getMMUPtr(tc)->dflush(*this);
}

bool
DTLBIMVA::match(TlbEntry* te, vmid_t vmid) const
{
    return TLBIMVA::match(te, vmid) && (te->type & TypeTLB::data);
}

void
TLBIIPA::operator()(ThreadContext* tc)
{
    getMMUPtr(tc)->flushStage2(makeStage2());

    CheckerCPU *checker = tc->getCheckerCpuPtr();
    if (checker) {
        getMMUPtr(checker)->flushStage2(makeStage2());
    }
}

} // namespace ArmISA
} // namespace gem5