| |
| ---------- Begin Simulation Statistics ---------- |
| sim_seconds 0.000030 |
| sim_ticks 29673500 |
| final_tick 29673500 |
| sim_freq 1000000000000 |
| host_inst_rate 61209 |
| host_op_rate 61203 |
| host_tick_rate 125793033 |
| host_mem_usage 263540 |
| host_seconds 0.24 |
| sim_insts 14436 |
| sim_ops 14436 |
| system.voltage_domain.voltage 1 |
| system.clk_domain.clock 1000 |
| system.physmem.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.physmem.bytes_read::cpu.inst 23232 |
| system.physmem.bytes_read::cpu.data 9408 |
| system.physmem.bytes_read::total 32640 |
| system.physmem.bytes_inst_read::cpu.inst 23232 |
| system.physmem.bytes_inst_read::total 23232 |
| system.physmem.num_reads::cpu.inst 363 |
| system.physmem.num_reads::cpu.data 147 |
| system.physmem.num_reads::total 510 |
| system.physmem.bw_read::cpu.inst 782920788 |
| system.physmem.bw_read::cpu.data 317050567 |
| system.physmem.bw_read::total 1099971355 |
| system.physmem.bw_inst_read::cpu.inst 782920788 |
| system.physmem.bw_inst_read::total 782920788 |
| system.physmem.bw_total::cpu.inst 782920788 |
| system.physmem.bw_total::cpu.data 317050567 |
| system.physmem.bw_total::total 1099971355 |
| system.physmem.readReqs 511 |
| system.physmem.writeReqs 0 |
| system.physmem.readBursts 511 |
| system.physmem.writeBursts 0 |
| system.physmem.bytesReadDRAM 32704 |
| system.physmem.bytesReadWrQ 0 |
| system.physmem.bytesWritten 0 |
| system.physmem.bytesReadSys 32704 |
| system.physmem.bytesWrittenSys 0 |
| system.physmem.servicedByWrQ 0 |
| system.physmem.mergedWrBursts 0 |
| system.physmem.neitherReadNorWriteReqs 0 |
| system.physmem.perBankRdBursts::0 104 |
| system.physmem.perBankRdBursts::1 28 |
| system.physmem.perBankRdBursts::2 54 |
| system.physmem.perBankRdBursts::3 28 |
| system.physmem.perBankRdBursts::4 22 |
| system.physmem.perBankRdBursts::5 0 |
| system.physmem.perBankRdBursts::6 32 |
| system.physmem.perBankRdBursts::7 38 |
| system.physmem.perBankRdBursts::8 7 |
| system.physmem.perBankRdBursts::9 4 |
| system.physmem.perBankRdBursts::10 2 |
| system.physmem.perBankRdBursts::11 0 |
| system.physmem.perBankRdBursts::12 57 |
| system.physmem.perBankRdBursts::13 31 |
| system.physmem.perBankRdBursts::14 63 |
| system.physmem.perBankRdBursts::15 41 |
| system.physmem.perBankWrBursts::0 0 |
| system.physmem.perBankWrBursts::1 0 |
| system.physmem.perBankWrBursts::2 0 |
| system.physmem.perBankWrBursts::3 0 |
| system.physmem.perBankWrBursts::4 0 |
| system.physmem.perBankWrBursts::5 0 |
| system.physmem.perBankWrBursts::6 0 |
| system.physmem.perBankWrBursts::7 0 |
| system.physmem.perBankWrBursts::8 0 |
| system.physmem.perBankWrBursts::9 0 |
| system.physmem.perBankWrBursts::10 0 |
| system.physmem.perBankWrBursts::11 0 |
| system.physmem.perBankWrBursts::12 0 |
| system.physmem.perBankWrBursts::13 0 |
| system.physmem.perBankWrBursts::14 0 |
| system.physmem.perBankWrBursts::15 0 |
| system.physmem.numRdRetry 0 |
| system.physmem.numWrRetry 0 |
| system.physmem.totGap 29642000 |
| system.physmem.readPktSize::0 0 |
| system.physmem.readPktSize::1 0 |
| system.physmem.readPktSize::2 0 |
| system.physmem.readPktSize::3 0 |
| system.physmem.readPktSize::4 0 |
| system.physmem.readPktSize::5 0 |
| system.physmem.readPktSize::6 511 |
| system.physmem.writePktSize::0 0 |
| system.physmem.writePktSize::1 0 |
| system.physmem.writePktSize::2 0 |
| system.physmem.writePktSize::3 0 |
| system.physmem.writePktSize::4 0 |
| system.physmem.writePktSize::5 0 |
| system.physmem.writePktSize::6 0 |
| system.physmem.rdQLenPdf::0 282 |
| system.physmem.rdQLenPdf::1 153 |
| system.physmem.rdQLenPdf::2 58 |
| system.physmem.rdQLenPdf::3 14 |
| system.physmem.rdQLenPdf::4 4 |
| system.physmem.rdQLenPdf::5 0 |
| system.physmem.rdQLenPdf::6 0 |
| system.physmem.rdQLenPdf::7 0 |
| system.physmem.rdQLenPdf::8 0 |
| system.physmem.rdQLenPdf::9 0 |
| system.physmem.rdQLenPdf::10 0 |
| system.physmem.rdQLenPdf::11 0 |
| system.physmem.rdQLenPdf::12 0 |
| system.physmem.rdQLenPdf::13 0 |
| system.physmem.rdQLenPdf::14 0 |
| system.physmem.rdQLenPdf::15 0 |
| system.physmem.rdQLenPdf::16 0 |
| system.physmem.rdQLenPdf::17 0 |
| system.physmem.rdQLenPdf::18 0 |
| system.physmem.rdQLenPdf::19 0 |
| system.physmem.rdQLenPdf::20 0 |
| system.physmem.rdQLenPdf::21 0 |
| system.physmem.rdQLenPdf::22 0 |
| system.physmem.rdQLenPdf::23 0 |
| system.physmem.rdQLenPdf::24 0 |
| system.physmem.rdQLenPdf::25 0 |
| system.physmem.rdQLenPdf::26 0 |
| system.physmem.rdQLenPdf::27 0 |
| system.physmem.rdQLenPdf::28 0 |
| system.physmem.rdQLenPdf::29 0 |
| system.physmem.rdQLenPdf::30 0 |
| system.physmem.rdQLenPdf::31 0 |
| system.physmem.wrQLenPdf::0 0 |
| system.physmem.wrQLenPdf::1 0 |
| system.physmem.wrQLenPdf::2 0 |
| system.physmem.wrQLenPdf::3 0 |
| system.physmem.wrQLenPdf::4 0 |
| system.physmem.wrQLenPdf::5 0 |
| system.physmem.wrQLenPdf::6 0 |
| system.physmem.wrQLenPdf::7 0 |
| system.physmem.wrQLenPdf::8 0 |
| system.physmem.wrQLenPdf::9 0 |
| system.physmem.wrQLenPdf::10 0 |
| system.physmem.wrQLenPdf::11 0 |
| system.physmem.wrQLenPdf::12 0 |
| system.physmem.wrQLenPdf::13 0 |
| system.physmem.wrQLenPdf::14 0 |
| system.physmem.wrQLenPdf::15 0 |
| system.physmem.wrQLenPdf::16 0 |
| system.physmem.wrQLenPdf::17 0 |
| system.physmem.wrQLenPdf::18 0 |
| system.physmem.wrQLenPdf::19 0 |
| system.physmem.wrQLenPdf::20 0 |
| system.physmem.wrQLenPdf::21 0 |
| system.physmem.wrQLenPdf::22 0 |
| system.physmem.wrQLenPdf::23 0 |
| system.physmem.wrQLenPdf::24 0 |
| system.physmem.wrQLenPdf::25 0 |
| system.physmem.wrQLenPdf::26 0 |
| system.physmem.wrQLenPdf::27 0 |
| system.physmem.wrQLenPdf::28 0 |
| system.physmem.wrQLenPdf::29 0 |
| system.physmem.wrQLenPdf::30 0 |
| system.physmem.wrQLenPdf::31 0 |
| system.physmem.wrQLenPdf::32 0 |
| system.physmem.wrQLenPdf::33 0 |
| system.physmem.wrQLenPdf::34 0 |
| system.physmem.wrQLenPdf::35 0 |
| system.physmem.wrQLenPdf::36 0 |
| system.physmem.wrQLenPdf::37 0 |
| system.physmem.wrQLenPdf::38 0 |
| system.physmem.wrQLenPdf::39 0 |
| system.physmem.wrQLenPdf::40 0 |
| system.physmem.wrQLenPdf::41 0 |
| system.physmem.wrQLenPdf::42 0 |
| system.physmem.wrQLenPdf::43 0 |
| system.physmem.wrQLenPdf::44 0 |
| system.physmem.wrQLenPdf::45 0 |
| system.physmem.wrQLenPdf::46 0 |
| system.physmem.wrQLenPdf::47 0 |
| system.physmem.wrQLenPdf::48 0 |
| system.physmem.wrQLenPdf::49 0 |
| system.physmem.wrQLenPdf::50 0 |
| system.physmem.wrQLenPdf::51 0 |
| system.physmem.wrQLenPdf::52 0 |
| system.physmem.wrQLenPdf::53 0 |
| system.physmem.wrQLenPdf::54 0 |
| system.physmem.wrQLenPdf::55 0 |
| system.physmem.wrQLenPdf::56 0 |
| system.physmem.wrQLenPdf::57 0 |
| system.physmem.wrQLenPdf::58 0 |
| system.physmem.wrQLenPdf::59 0 |
| system.physmem.wrQLenPdf::60 0 |
| system.physmem.wrQLenPdf::61 0 |
| system.physmem.wrQLenPdf::62 0 |
| system.physmem.wrQLenPdf::63 0 |
| system.physmem.bytesPerActivate::samples 78 |
| system.physmem.bytesPerActivate::mean 393.025641 |
| system.physmem.bytesPerActivate::gmean 252.718123 |
| system.physmem.bytesPerActivate::stdev 347.605052 |
| system.physmem.bytesPerActivate::0-127 17 21.79% 21.79% |
| system.physmem.bytesPerActivate::128-255 18 23.08% 44.87% |
| system.physmem.bytesPerActivate::256-383 14 17.95% 62.82% |
| system.physmem.bytesPerActivate::384-511 4 5.13% 67.95% |
| system.physmem.bytesPerActivate::512-639 5 6.41% 74.36% |
| system.physmem.bytesPerActivate::640-767 1 1.28% 75.64% |
| system.physmem.bytesPerActivate::768-895 7 8.97% 84.62% |
| system.physmem.bytesPerActivate::1024-1151 12 15.38% 100.00% |
| system.physmem.bytesPerActivate::total 78 |
| system.physmem.totQLat 6610250 |
| system.physmem.totMemAccLat 16191500 |
| system.physmem.totBusLat 2555000 |
| system.physmem.avgQLat 12935.91 |
| system.physmem.avgBusLat 5000.00 |
| system.physmem.avgMemAccLat 31685.91 |
| system.physmem.avgRdBW 1102.13 |
| system.physmem.avgWrBW 0.00 |
| system.physmem.avgRdBWSys 1102.13 |
| system.physmem.avgWrBWSys 0.00 |
| system.physmem.peakBW 12800.00 |
| system.physmem.busUtil 8.61 |
| system.physmem.busUtilRead 8.61 |
| system.physmem.busUtilWrite 0.00 |
| system.physmem.avgRdQLen 1.64 |
| system.physmem.avgWrQLen 0.00 |
| system.physmem.readRowHits 422 |
| system.physmem.writeRowHits 0 |
| system.physmem.readRowHitRate 82.58 |
| system.physmem.writeRowHitRate nan |
| system.physmem.avgGap 58007.83 |
| system.physmem.pageHitRate 82.58 |
| system.physmem_0.actEnergy 364140 |
| system.physmem_0.preEnergy 174570 |
| system.physmem_0.readEnergy 2184840 |
| system.physmem_0.writeEnergy 0 |
| system.physmem_0.refreshEnergy 1843920.000000 |
| system.physmem_0.actBackEnergy 3606960 |
| system.physmem_0.preBackEnergy 63360 |
| system.physmem_0.actPowerDownEnergy 9847320 |
| system.physmem_0.prePowerDownEnergy 1440 |
| system.physmem_0.selfRefreshEnergy 0 |
| system.physmem_0.totalEnergy 18086550 |
| system.physmem_0.averagePower 609.513459 |
| system.physmem_0.totalIdleTime 21469250 |
| system.physmem_0.memoryStateTime::IDLE 40500 |
| system.physmem_0.memoryStateTime::REF 780000 |
| system.physmem_0.memoryStateTime::SREF 0 |
| system.physmem_0.memoryStateTime::PRE_PDN 3750 |
| system.physmem_0.memoryStateTime::ACT 7251250 |
| system.physmem_0.memoryStateTime::ACT_PDN 21598000 |
| system.physmem_1.actEnergy 271320 |
| system.physmem_1.preEnergy 121440 |
| system.physmem_1.readEnergy 1463700 |
| system.physmem_1.writeEnergy 0 |
| system.physmem_1.refreshEnergy 1843920.000000 |
| system.physmem_1.actBackEnergy 2504580 |
| system.physmem_1.preBackEnergy 86400 |
| system.physmem_1.actPowerDownEnergy 10184760 |
| system.physmem_1.prePowerDownEnergy 622560 |
| system.physmem_1.selfRefreshEnergy 0 |
| system.physmem_1.totalEnergy 17098680 |
| system.physmem_1.averagePower 576.222419 |
| system.physmem_1.totalIdleTime 23952750 |
| system.physmem_1.memoryStateTime::IDLE 143000 |
| system.physmem_1.memoryStateTime::REF 780000 |
| system.physmem_1.memoryStateTime::SREF 0 |
| system.physmem_1.memoryStateTime::PRE_PDN 1619750 |
| system.physmem_1.memoryStateTime::ACT 4797750 |
| system.physmem_1.memoryStateTime::ACT_PDN 22333000 |
| system.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.branchPred.lookups 11901 |
| system.cpu.branchPred.condPredicted 7287 |
| system.cpu.branchPred.condIncorrect 1354 |
| system.cpu.branchPred.BTBLookups 9352 |
| system.cpu.branchPred.BTBHits 0 |
| system.cpu.branchPred.BTBCorrect 0 |
| system.cpu.branchPred.BTBHitPct 0.000000 |
| system.cpu.branchPred.usedRAS 685 |
| system.cpu.branchPred.RASInCorrect 166 |
| system.cpu.branchPred.indirectLookups 9352 |
| system.cpu.branchPred.indirectHits 1949 |
| system.cpu.branchPred.indirectMisses 7403 |
| system.cpu.branchPredindirectMispredicted 793 |
| system.cpu_clk_domain.clock 500 |
| system.cpu.workload.numSyscalls 18 |
| system.cpu.pwrStateResidencyTicks::ON 29673500 |
| system.cpu.numCycles 59348 |
| system.cpu.numWorkItemsStarted 0 |
| system.cpu.numWorkItemsCompleted 0 |
| system.cpu.fetch.icacheStallCycles 15163 |
| system.cpu.fetch.Insts 55604 |
| system.cpu.fetch.Branches 11901 |
| system.cpu.fetch.predictedBranches 2634 |
| system.cpu.fetch.Cycles 17364 |
| system.cpu.fetch.SquashCycles 2904 |
| system.cpu.fetch.TlbCycles 12 |
| system.cpu.fetch.MiscStallCycles 9 |
| system.cpu.fetch.PendingTrapStallCycles 1168 |
| system.cpu.fetch.IcacheWaitRetryStallCycles 12 |
| system.cpu.fetch.CacheLines 7191 |
| system.cpu.fetch.IcacheSquashes 701 |
| system.cpu.fetch.ItlbSquashes 1 |
| system.cpu.fetch.rateDist::samples 35180 |
| system.cpu.fetch.rateDist::mean 1.580557 |
| system.cpu.fetch.rateDist::stdev 2.839184 |
| system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% |
| system.cpu.fetch.rateDist::0 22867 65.00% 65.00% |
| system.cpu.fetch.rateDist::1 4490 12.76% 77.76% |
| system.cpu.fetch.rateDist::2 508 1.44% 79.21% |
| system.cpu.fetch.rateDist::3 450 1.28% 80.49% |
| system.cpu.fetch.rateDist::4 761 2.16% 82.65% |
| system.cpu.fetch.rateDist::5 731 2.08% 84.73% |
| system.cpu.fetch.rateDist::6 296 0.84% 85.57% |
| system.cpu.fetch.rateDist::7 343 0.97% 86.54% |
| system.cpu.fetch.rateDist::8 4734 13.46% 100.00% |
| system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% |
| system.cpu.fetch.rateDist::min_value 0 |
| system.cpu.fetch.rateDist::max_value 8 |
| system.cpu.fetch.rateDist::total 35180 |
| system.cpu.fetch.branchRate 0.200529 |
| system.cpu.fetch.rate 0.936914 |
| system.cpu.decode.IdleCycles 12094 |
| system.cpu.decode.BlockedCycles 13233 |
| system.cpu.decode.RunCycles 7639 |
| system.cpu.decode.UnblockCycles 762 |
| system.cpu.decode.SquashCycles 1452 |
| system.cpu.decode.DecodedInsts 39805 |
| system.cpu.rename.SquashCycles 1452 |
| system.cpu.rename.IdleCycles 12828 |
| system.cpu.rename.BlockCycles 1813 |
| system.cpu.rename.serializeStallCycles 9904 |
| system.cpu.rename.RunCycles 7640 |
| system.cpu.rename.UnblockCycles 1543 |
| system.cpu.rename.RenamedInsts 35279 |
| system.cpu.rename.IQFullEvents 9 |
| system.cpu.rename.SQFullEvents 1128 |
| system.cpu.rename.RenamedOperands 30611 |
| system.cpu.rename.RenameLookups 63420 |
| system.cpu.rename.int_rename_lookups 52396 |
| system.cpu.rename.CommittedMaps 13819 |
| system.cpu.rename.UndoneMaps 16792 |
| system.cpu.rename.serializingInsts 761 |
| system.cpu.rename.tempSerializingInsts 767 |
| system.cpu.rename.skidInsts 4154 |
| system.cpu.memDep0.insertedLoads 4391 |
| system.cpu.memDep0.insertedStores 2803 |
| system.cpu.memDep0.conflictingLoads 14 |
| system.cpu.memDep0.conflictingStores 8 |
| system.cpu.iq.iqInstsAdded 27854 |
| system.cpu.iq.iqNonSpecInstsAdded 724 |
| system.cpu.iq.iqInstsIssued 24627 |
| system.cpu.iq.iqSquashedInstsIssued 122 |
| system.cpu.iq.iqSquashedInstsExamined 14141 |
| system.cpu.iq.iqSquashedOperandsExamined 10452 |
| system.cpu.iq.iqSquashedNonSpecRemoved 249 |
| system.cpu.iq.issued_per_cycle::samples 35180 |
| system.cpu.iq.issued_per_cycle::mean 0.700028 |
| system.cpu.iq.issued_per_cycle::stdev 1.493682 |
| system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% |
| system.cpu.iq.issued_per_cycle::0 26218 74.53% 74.53% |
| system.cpu.iq.issued_per_cycle::1 3125 8.88% 83.41% |
| system.cpu.iq.issued_per_cycle::2 1567 4.45% 87.86% |
| system.cpu.iq.issued_per_cycle::3 1507 4.28% 92.15% |
| system.cpu.iq.issued_per_cycle::4 1190 3.38% 95.53% |
| system.cpu.iq.issued_per_cycle::5 757 2.15% 97.68% |
| system.cpu.iq.issued_per_cycle::6 486 1.38% 99.06% |
| system.cpu.iq.issued_per_cycle::7 254 0.72% 99.78% |
| system.cpu.iq.issued_per_cycle::8 76 0.22% 100.00% |
| system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% |
| system.cpu.iq.issued_per_cycle::min_value 0 |
| system.cpu.iq.issued_per_cycle::max_value 8 |
| system.cpu.iq.issued_per_cycle::total 35180 |
| system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% |
| system.cpu.iq.fu_full::IntAlu 151 52.07% 52.07% |
| system.cpu.iq.fu_full::IntMult 0 0.00% 52.07% |
| system.cpu.iq.fu_full::IntDiv 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatAdd 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatCmp 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatCvt 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatMult 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatDiv 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatMisc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::FloatSqrt 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdAdd 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdAlu 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdCmp 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdCvt 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdMisc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdMult 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdShift 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdSqrt 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 52.07% |
| system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 52.07% |
| system.cpu.iq.fu_full::MemRead 51 17.59% 69.66% |
| system.cpu.iq.fu_full::MemWrite 88 30.34% 100.00% |
| system.cpu.iq.fu_full::FloatMemRead 0 0.00% 100.00% |
| system.cpu.iq.fu_full::FloatMemWrite 0 0.00% 100.00% |
| system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% |
| system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% |
| system.cpu.iq.FU_type_0::IntAlu 18085 73.44% 73.44% |
| system.cpu.iq.FU_type_0::IntMult 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::IntDiv 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatMult 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdMult 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdShift 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 73.44% |
| system.cpu.iq.FU_type_0::MemRead 4096 16.63% 90.07% |
| system.cpu.iq.FU_type_0::MemWrite 2446 9.93% 100.00% |
| system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% |
| system.cpu.iq.FU_type_0::total 24627 |
| system.cpu.iq.rate 0.414959 |
| system.cpu.iq.fu_busy_cnt 290 |
| system.cpu.iq.fu_busy_rate 0.011776 |
| system.cpu.iq.int_inst_queue_reads 84846 |
| system.cpu.iq.int_inst_queue_writes 42747 |
| system.cpu.iq.int_inst_queue_wakeup_accesses 22066 |
| system.cpu.iq.fp_inst_queue_reads 0 |
| system.cpu.iq.fp_inst_queue_writes 0 |
| system.cpu.iq.fp_inst_queue_wakeup_accesses 0 |
| system.cpu.iq.int_alu_accesses 24917 |
| system.cpu.iq.fp_alu_accesses 0 |
| system.cpu.iew.lsq.thread0.forwLoads 32 |
| system.cpu.iew.lsq.thread0.invAddrLoads 0 |
| system.cpu.iew.lsq.thread0.squashedLoads 2166 |
| system.cpu.iew.lsq.thread0.ignoredResponses 4 |
| system.cpu.iew.lsq.thread0.memOrderViolation 29 |
| system.cpu.iew.lsq.thread0.squashedStores 1355 |
| system.cpu.iew.lsq.thread0.invAddrSwpfs 0 |
| system.cpu.iew.lsq.thread0.blockedLoads 0 |
| system.cpu.iew.lsq.thread0.rescheduledLoads 1 |
| system.cpu.iew.lsq.thread0.cacheBlocked 22 |
| system.cpu.iew.iewIdleCycles 0 |
| system.cpu.iew.iewSquashCycles 1452 |
| system.cpu.iew.iewBlockCycles 1841 |
| system.cpu.iew.iewUnblockCycles 15 |
| system.cpu.iew.iewDispatchedInsts 30085 |
| system.cpu.iew.iewDispSquashedInsts 231 |
| system.cpu.iew.iewDispLoadInsts 4391 |
| system.cpu.iew.iewDispStoreInsts 2803 |
| system.cpu.iew.iewDispNonSpecInsts 724 |
| system.cpu.iew.iewIQFullEvents 7 |
| system.cpu.iew.iewLSQFullEvents 4 |
| system.cpu.iew.memOrderViolationEvents 29 |
| system.cpu.iew.predictedTakenIncorrect 209 |
| system.cpu.iew.predictedNotTakenIncorrect 1460 |
| system.cpu.iew.branchMispredicts 1669 |
| system.cpu.iew.iewExecutedInsts 23080 |
| system.cpu.iew.iewExecLoadInsts 3816 |
| system.cpu.iew.iewExecSquashedInsts 1547 |
| system.cpu.iew.exec_swp 0 |
| system.cpu.iew.exec_nop 1507 |
| system.cpu.iew.exec_refs 6070 |
| system.cpu.iew.exec_branches 4884 |
| system.cpu.iew.exec_stores 2254 |
| system.cpu.iew.exec_rate 0.388893 |
| system.cpu.iew.wb_sent 22529 |
| system.cpu.iew.wb_count 22066 |
| system.cpu.iew.wb_producers 10367 |
| system.cpu.iew.wb_consumers 13651 |
| system.cpu.iew.wb_rate 0.371807 |
| system.cpu.iew.wb_fanout 0.759432 |
| system.cpu.commit.commitSquashedInsts 14855 |
| system.cpu.commit.commitNonSpecStalls 475 |
| system.cpu.commit.branchMispredicts 1354 |
| system.cpu.commit.committed_per_cycle::samples 32262 |
| system.cpu.commit.committed_per_cycle::mean 0.469965 |
| system.cpu.commit.committed_per_cycle::stdev 1.260994 |
| system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% |
| system.cpu.commit.committed_per_cycle::0 25609 79.38% 79.38% |
| system.cpu.commit.committed_per_cycle::1 3577 11.09% 90.47% |
| system.cpu.commit.committed_per_cycle::2 1157 3.59% 94.05% |
| system.cpu.commit.committed_per_cycle::3 603 1.87% 95.92% |
| system.cpu.commit.committed_per_cycle::4 332 1.03% 96.95% |
| system.cpu.commit.committed_per_cycle::5 298 0.92% 97.87% |
| system.cpu.commit.committed_per_cycle::6 393 1.22% 99.09% |
| system.cpu.commit.committed_per_cycle::7 58 0.18% 99.27% |
| system.cpu.commit.committed_per_cycle::8 235 0.73% 100.00% |
| system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% |
| system.cpu.commit.committed_per_cycle::min_value 0 |
| system.cpu.commit.committed_per_cycle::max_value 8 |
| system.cpu.commit.committed_per_cycle::total 32262 |
| system.cpu.commit.committedInsts 15162 |
| system.cpu.commit.committedOps 15162 |
| system.cpu.commit.swp_count 0 |
| system.cpu.commit.refs 3673 |
| system.cpu.commit.loads 2225 |
| system.cpu.commit.membars 0 |
| system.cpu.commit.branches 3358 |
| system.cpu.commit.fp_insts 0 |
| system.cpu.commit.int_insts 12174 |
| system.cpu.commit.function_calls 187 |
| system.cpu.commit.op_class_0::No_OpClass 726 4.79% 4.79% |
| system.cpu.commit.op_class_0::IntAlu 10763 70.99% 75.77% |
| system.cpu.commit.op_class_0::IntMult 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::IntDiv 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatAdd 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatCmp 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatCvt 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatMult 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatDiv 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatMisc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdAdd 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdAlu 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdCmp 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdCvt 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdMisc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdMult 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdShift 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 75.77% |
| system.cpu.commit.op_class_0::MemRead 2225 14.67% 90.45% |
| system.cpu.commit.op_class_0::MemWrite 1448 9.55% 100.00% |
| system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% |
| system.cpu.commit.op_class_0::total 15162 |
| system.cpu.commit.bw_lim_events 235 |
| system.cpu.rob.rob_reads 61221 |
| system.cpu.rob.rob_writes 63020 |
| system.cpu.timesIdled 194 |
| system.cpu.idleCycles 24168 |
| system.cpu.committedInsts 14436 |
| system.cpu.committedOps 14436 |
| system.cpu.cpi 4.111111 |
| system.cpu.cpi_total 4.111111 |
| system.cpu.ipc 0.243243 |
| system.cpu.ipc_total 0.243243 |
| system.cpu.int_regfile_reads 36173 |
| system.cpu.int_regfile_writes 20126 |
| system.cpu.misc_regfile_reads 7956 |
| system.cpu.misc_regfile_writes 569 |
| system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.dcache.tags.replacements 0 |
| system.cpu.dcache.tags.tagsinuse 98.931439 |
| system.cpu.dcache.tags.total_refs 4528 |
| system.cpu.dcache.tags.sampled_refs 146 |
| system.cpu.dcache.tags.avg_refs 31.013699 |
| system.cpu.dcache.tags.warmup_cycle 0 |
| system.cpu.dcache.tags.occ_blocks::cpu.data 98.931439 |
| system.cpu.dcache.tags.occ_percent::cpu.data 0.024153 |
| system.cpu.dcache.tags.occ_percent::total 0.024153 |
| system.cpu.dcache.tags.occ_task_id_blocks::1024 146 |
| system.cpu.dcache.tags.age_task_id_blocks_1024::0 21 |
| system.cpu.dcache.tags.age_task_id_blocks_1024::1 125 |
| system.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 |
| system.cpu.dcache.tags.tag_accesses 10292 |
| system.cpu.dcache.tags.data_accesses 10292 |
| system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.dcache.ReadReq_hits::cpu.data 3489 |
| system.cpu.dcache.ReadReq_hits::total 3489 |
| system.cpu.dcache.WriteReq_hits::cpu.data 1033 |
| system.cpu.dcache.WriteReq_hits::total 1033 |
| system.cpu.dcache.SwapReq_hits::cpu.data 6 |
| system.cpu.dcache.SwapReq_hits::total 6 |
| system.cpu.dcache.demand_hits::cpu.data 4522 |
| system.cpu.dcache.demand_hits::total 4522 |
| system.cpu.dcache.overall_hits::cpu.data 4522 |
| system.cpu.dcache.overall_hits::total 4522 |
| system.cpu.dcache.ReadReq_misses::cpu.data 136 |
| system.cpu.dcache.ReadReq_misses::total 136 |
| system.cpu.dcache.WriteReq_misses::cpu.data 409 |
| system.cpu.dcache.WriteReq_misses::total 409 |
| system.cpu.dcache.demand_misses::cpu.data 545 |
| system.cpu.dcache.demand_misses::total 545 |
| system.cpu.dcache.overall_misses::cpu.data 545 |
| system.cpu.dcache.overall_misses::total 545 |
| system.cpu.dcache.ReadReq_miss_latency::cpu.data 10734500 |
| system.cpu.dcache.ReadReq_miss_latency::total 10734500 |
| system.cpu.dcache.WriteReq_miss_latency::cpu.data 29028485 |
| system.cpu.dcache.WriteReq_miss_latency::total 29028485 |
| system.cpu.dcache.demand_miss_latency::cpu.data 39762985 |
| system.cpu.dcache.demand_miss_latency::total 39762985 |
| system.cpu.dcache.overall_miss_latency::cpu.data 39762985 |
| system.cpu.dcache.overall_miss_latency::total 39762985 |
| system.cpu.dcache.ReadReq_accesses::cpu.data 3625 |
| system.cpu.dcache.ReadReq_accesses::total 3625 |
| system.cpu.dcache.WriteReq_accesses::cpu.data 1442 |
| system.cpu.dcache.WriteReq_accesses::total 1442 |
| system.cpu.dcache.SwapReq_accesses::cpu.data 6 |
| system.cpu.dcache.SwapReq_accesses::total 6 |
| system.cpu.dcache.demand_accesses::cpu.data 5067 |
| system.cpu.dcache.demand_accesses::total 5067 |
| system.cpu.dcache.overall_accesses::cpu.data 5067 |
| system.cpu.dcache.overall_accesses::total 5067 |
| system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.037517 |
| system.cpu.dcache.ReadReq_miss_rate::total 0.037517 |
| system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.283634 |
| system.cpu.dcache.WriteReq_miss_rate::total 0.283634 |
| system.cpu.dcache.demand_miss_rate::cpu.data 0.107559 |
| system.cpu.dcache.demand_miss_rate::total 0.107559 |
| system.cpu.dcache.overall_miss_rate::cpu.data 0.107559 |
| system.cpu.dcache.overall_miss_rate::total 0.107559 |
| system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78930.147059 |
| system.cpu.dcache.ReadReq_avg_miss_latency::total 78930.147059 |
| system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70974.290954 |
| system.cpu.dcache.WriteReq_avg_miss_latency::total 70974.290954 |
| system.cpu.dcache.demand_avg_miss_latency::cpu.data 72959.605505 |
| system.cpu.dcache.demand_avg_miss_latency::total 72959.605505 |
| system.cpu.dcache.overall_avg_miss_latency::cpu.data 72959.605505 |
| system.cpu.dcache.overall_avg_miss_latency::total 72959.605505 |
| system.cpu.dcache.blocked_cycles::no_mshrs 1437 |
| system.cpu.dcache.blocked_cycles::no_targets 0 |
| system.cpu.dcache.blocked::no_mshrs 19 |
| system.cpu.dcache.blocked::no_targets 0 |
| system.cpu.dcache.avg_blocked_cycles::no_mshrs 75.631579 |
| system.cpu.dcache.avg_blocked_cycles::no_targets nan |
| system.cpu.dcache.ReadReq_mshr_hits::cpu.data 71 |
| system.cpu.dcache.ReadReq_mshr_hits::total 71 |
| system.cpu.dcache.WriteReq_mshr_hits::cpu.data 326 |
| system.cpu.dcache.WriteReq_mshr_hits::total 326 |
| system.cpu.dcache.demand_mshr_hits::cpu.data 397 |
| system.cpu.dcache.demand_mshr_hits::total 397 |
| system.cpu.dcache.overall_mshr_hits::cpu.data 397 |
| system.cpu.dcache.overall_mshr_hits::total 397 |
| system.cpu.dcache.ReadReq_mshr_misses::cpu.data 65 |
| system.cpu.dcache.ReadReq_mshr_misses::total 65 |
| system.cpu.dcache.WriteReq_mshr_misses::cpu.data 83 |
| system.cpu.dcache.WriteReq_mshr_misses::total 83 |
| system.cpu.dcache.demand_mshr_misses::cpu.data 148 |
| system.cpu.dcache.demand_mshr_misses::total 148 |
| system.cpu.dcache.overall_mshr_misses::cpu.data 148 |
| system.cpu.dcache.overall_mshr_misses::total 148 |
| system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6080000 |
| system.cpu.dcache.ReadReq_mshr_miss_latency::total 6080000 |
| system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6906500 |
| system.cpu.dcache.WriteReq_mshr_miss_latency::total 6906500 |
| system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12986500 |
| system.cpu.dcache.demand_mshr_miss_latency::total 12986500 |
| system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12986500 |
| system.cpu.dcache.overall_mshr_miss_latency::total 12986500 |
| system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.017931 |
| system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.017931 |
| system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.057559 |
| system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.057559 |
| system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.029209 |
| system.cpu.dcache.demand_mshr_miss_rate::total 0.029209 |
| system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.029209 |
| system.cpu.dcache.overall_mshr_miss_rate::total 0.029209 |
| system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 93538.461538 |
| system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93538.461538 |
| system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83210.843373 |
| system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83210.843373 |
| system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87746.621622 |
| system.cpu.dcache.demand_avg_mshr_miss_latency::total 87746.621622 |
| system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87746.621622 |
| system.cpu.dcache.overall_avg_mshr_miss_latency::total 87746.621622 |
| system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.icache.tags.replacements 0 |
| system.cpu.icache.tags.tagsinuse 202.053622 |
| system.cpu.icache.tags.total_refs 6606 |
| system.cpu.icache.tags.sampled_refs 365 |
| system.cpu.icache.tags.avg_refs 18.098630 |
| system.cpu.icache.tags.warmup_cycle 0 |
| system.cpu.icache.tags.occ_blocks::cpu.inst 202.053622 |
| system.cpu.icache.tags.occ_percent::cpu.inst 0.098659 |
| system.cpu.icache.tags.occ_percent::total 0.098659 |
| system.cpu.icache.tags.occ_task_id_blocks::1024 365 |
| system.cpu.icache.tags.age_task_id_blocks_1024::0 95 |
| system.cpu.icache.tags.age_task_id_blocks_1024::1 270 |
| system.cpu.icache.tags.occ_task_id_percent::1024 0.178223 |
| system.cpu.icache.tags.tag_accesses 14747 |
| system.cpu.icache.tags.data_accesses 14747 |
| system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.icache.ReadReq_hits::cpu.inst 6606 |
| system.cpu.icache.ReadReq_hits::total 6606 |
| system.cpu.icache.demand_hits::cpu.inst 6606 |
| system.cpu.icache.demand_hits::total 6606 |
| system.cpu.icache.overall_hits::cpu.inst 6606 |
| system.cpu.icache.overall_hits::total 6606 |
| system.cpu.icache.ReadReq_misses::cpu.inst 585 |
| system.cpu.icache.ReadReq_misses::total 585 |
| system.cpu.icache.demand_misses::cpu.inst 585 |
| system.cpu.icache.demand_misses::total 585 |
| system.cpu.icache.overall_misses::cpu.inst 585 |
| system.cpu.icache.overall_misses::total 585 |
| system.cpu.icache.ReadReq_miss_latency::cpu.inst 45161000 |
| system.cpu.icache.ReadReq_miss_latency::total 45161000 |
| system.cpu.icache.demand_miss_latency::cpu.inst 45161000 |
| system.cpu.icache.demand_miss_latency::total 45161000 |
| system.cpu.icache.overall_miss_latency::cpu.inst 45161000 |
| system.cpu.icache.overall_miss_latency::total 45161000 |
| system.cpu.icache.ReadReq_accesses::cpu.inst 7191 |
| system.cpu.icache.ReadReq_accesses::total 7191 |
| system.cpu.icache.demand_accesses::cpu.inst 7191 |
| system.cpu.icache.demand_accesses::total 7191 |
| system.cpu.icache.overall_accesses::cpu.inst 7191 |
| system.cpu.icache.overall_accesses::total 7191 |
| system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.081352 |
| system.cpu.icache.ReadReq_miss_rate::total 0.081352 |
| system.cpu.icache.demand_miss_rate::cpu.inst 0.081352 |
| system.cpu.icache.demand_miss_rate::total 0.081352 |
| system.cpu.icache.overall_miss_rate::cpu.inst 0.081352 |
| system.cpu.icache.overall_miss_rate::total 0.081352 |
| system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77198.290598 |
| system.cpu.icache.ReadReq_avg_miss_latency::total 77198.290598 |
| system.cpu.icache.demand_avg_miss_latency::cpu.inst 77198.290598 |
| system.cpu.icache.demand_avg_miss_latency::total 77198.290598 |
| system.cpu.icache.overall_avg_miss_latency::cpu.inst 77198.290598 |
| system.cpu.icache.overall_avg_miss_latency::total 77198.290598 |
| system.cpu.icache.blocked_cycles::no_mshrs 127 |
| system.cpu.icache.blocked_cycles::no_targets 0 |
| system.cpu.icache.blocked::no_mshrs 2 |
| system.cpu.icache.blocked::no_targets 0 |
| system.cpu.icache.avg_blocked_cycles::no_mshrs 63.500000 |
| system.cpu.icache.avg_blocked_cycles::no_targets nan |
| system.cpu.icache.ReadReq_mshr_hits::cpu.inst 220 |
| system.cpu.icache.ReadReq_mshr_hits::total 220 |
| system.cpu.icache.demand_mshr_hits::cpu.inst 220 |
| system.cpu.icache.demand_mshr_hits::total 220 |
| system.cpu.icache.overall_mshr_hits::cpu.inst 220 |
| system.cpu.icache.overall_mshr_hits::total 220 |
| system.cpu.icache.ReadReq_mshr_misses::cpu.inst 365 |
| system.cpu.icache.ReadReq_mshr_misses::total 365 |
| system.cpu.icache.demand_mshr_misses::cpu.inst 365 |
| system.cpu.icache.demand_mshr_misses::total 365 |
| system.cpu.icache.overall_mshr_misses::cpu.inst 365 |
| system.cpu.icache.overall_mshr_misses::total 365 |
| system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 29981500 |
| system.cpu.icache.ReadReq_mshr_miss_latency::total 29981500 |
| system.cpu.icache.demand_mshr_miss_latency::cpu.inst 29981500 |
| system.cpu.icache.demand_mshr_miss_latency::total 29981500 |
| system.cpu.icache.overall_mshr_miss_latency::cpu.inst 29981500 |
| system.cpu.icache.overall_mshr_miss_latency::total 29981500 |
| system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.050758 |
| system.cpu.icache.ReadReq_mshr_miss_rate::total 0.050758 |
| system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.050758 |
| system.cpu.icache.demand_mshr_miss_rate::total 0.050758 |
| system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.050758 |
| system.cpu.icache.overall_mshr_miss_rate::total 0.050758 |
| system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82141.095890 |
| system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82141.095890 |
| system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82141.095890 |
| system.cpu.icache.demand_avg_mshr_miss_latency::total 82141.095890 |
| system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82141.095890 |
| system.cpu.icache.overall_avg_mshr_miss_latency::total 82141.095890 |
| system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.l2cache.tags.replacements 0 |
| system.cpu.l2cache.tags.tagsinuse 300.398022 |
| system.cpu.l2cache.tags.total_refs 2 |
| system.cpu.l2cache.tags.sampled_refs 509 |
| system.cpu.l2cache.tags.avg_refs 0.003929 |
| system.cpu.l2cache.tags.warmup_cycle 0 |
| system.cpu.l2cache.tags.occ_blocks::cpu.inst 201.414921 |
| system.cpu.l2cache.tags.occ_blocks::cpu.data 98.983101 |
| system.cpu.l2cache.tags.occ_percent::cpu.inst 0.006147 |
| system.cpu.l2cache.tags.occ_percent::cpu.data 0.003021 |
| system.cpu.l2cache.tags.occ_percent::total 0.009167 |
| system.cpu.l2cache.tags.occ_task_id_blocks::1024 509 |
| system.cpu.l2cache.tags.age_task_id_blocks_1024::0 115 |
| system.cpu.l2cache.tags.age_task_id_blocks_1024::1 394 |
| system.cpu.l2cache.tags.occ_task_id_percent::1024 0.015533 |
| system.cpu.l2cache.tags.tag_accesses 4613 |
| system.cpu.l2cache.tags.data_accesses 4613 |
| system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 2 |
| system.cpu.l2cache.ReadCleanReq_hits::total 2 |
| system.cpu.l2cache.demand_hits::cpu.inst 2 |
| system.cpu.l2cache.demand_hits::total 2 |
| system.cpu.l2cache.overall_hits::cpu.inst 2 |
| system.cpu.l2cache.overall_hits::total 2 |
| system.cpu.l2cache.ReadExReq_misses::cpu.data 83 |
| system.cpu.l2cache.ReadExReq_misses::total 83 |
| system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 363 |
| system.cpu.l2cache.ReadCleanReq_misses::total 363 |
| system.cpu.l2cache.ReadSharedReq_misses::cpu.data 65 |
| system.cpu.l2cache.ReadSharedReq_misses::total 65 |
| system.cpu.l2cache.demand_misses::cpu.inst 363 |
| system.cpu.l2cache.demand_misses::cpu.data 148 |
| system.cpu.l2cache.demand_misses::total 511 |
| system.cpu.l2cache.overall_misses::cpu.inst 363 |
| system.cpu.l2cache.overall_misses::cpu.data 148 |
| system.cpu.l2cache.overall_misses::total 511 |
| system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6781000 |
| system.cpu.l2cache.ReadExReq_miss_latency::total 6781000 |
| system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 29411000 |
| system.cpu.l2cache.ReadCleanReq_miss_latency::total 29411000 |
| system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 5985000 |
| system.cpu.l2cache.ReadSharedReq_miss_latency::total 5985000 |
| system.cpu.l2cache.demand_miss_latency::cpu.inst 29411000 |
| system.cpu.l2cache.demand_miss_latency::cpu.data 12766000 |
| system.cpu.l2cache.demand_miss_latency::total 42177000 |
| system.cpu.l2cache.overall_miss_latency::cpu.inst 29411000 |
| system.cpu.l2cache.overall_miss_latency::cpu.data 12766000 |
| system.cpu.l2cache.overall_miss_latency::total 42177000 |
| system.cpu.l2cache.ReadExReq_accesses::cpu.data 83 |
| system.cpu.l2cache.ReadExReq_accesses::total 83 |
| system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 365 |
| system.cpu.l2cache.ReadCleanReq_accesses::total 365 |
| system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 65 |
| system.cpu.l2cache.ReadSharedReq_accesses::total 65 |
| system.cpu.l2cache.demand_accesses::cpu.inst 365 |
| system.cpu.l2cache.demand_accesses::cpu.data 148 |
| system.cpu.l2cache.demand_accesses::total 513 |
| system.cpu.l2cache.overall_accesses::cpu.inst 365 |
| system.cpu.l2cache.overall_accesses::cpu.data 148 |
| system.cpu.l2cache.overall_accesses::total 513 |
| system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadExReq_miss_rate::total 1 |
| system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.994521 |
| system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.994521 |
| system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 |
| system.cpu.l2cache.demand_miss_rate::cpu.inst 0.994521 |
| system.cpu.l2cache.demand_miss_rate::cpu.data 1 |
| system.cpu.l2cache.demand_miss_rate::total 0.996101 |
| system.cpu.l2cache.overall_miss_rate::cpu.inst 0.994521 |
| system.cpu.l2cache.overall_miss_rate::cpu.data 1 |
| system.cpu.l2cache.overall_miss_rate::total 0.996101 |
| system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81698.795181 |
| system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81698.795181 |
| system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81022.038567 |
| system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81022.038567 |
| system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 92076.923077 |
| system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 92076.923077 |
| system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81022.038567 |
| system.cpu.l2cache.demand_avg_miss_latency::cpu.data 86256.756757 |
| system.cpu.l2cache.demand_avg_miss_latency::total 82538.160470 |
| system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81022.038567 |
| system.cpu.l2cache.overall_avg_miss_latency::cpu.data 86256.756757 |
| system.cpu.l2cache.overall_avg_miss_latency::total 82538.160470 |
| system.cpu.l2cache.blocked_cycles::no_mshrs 0 |
| system.cpu.l2cache.blocked_cycles::no_targets 0 |
| system.cpu.l2cache.blocked::no_mshrs 0 |
| system.cpu.l2cache.blocked::no_targets 0 |
| system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan |
| system.cpu.l2cache.avg_blocked_cycles::no_targets nan |
| system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 83 |
| system.cpu.l2cache.ReadExReq_mshr_misses::total 83 |
| system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 363 |
| system.cpu.l2cache.ReadCleanReq_mshr_misses::total 363 |
| system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 65 |
| system.cpu.l2cache.ReadSharedReq_mshr_misses::total 65 |
| system.cpu.l2cache.demand_mshr_misses::cpu.inst 363 |
| system.cpu.l2cache.demand_mshr_misses::cpu.data 148 |
| system.cpu.l2cache.demand_mshr_misses::total 511 |
| system.cpu.l2cache.overall_mshr_misses::cpu.inst 363 |
| system.cpu.l2cache.overall_mshr_misses::cpu.data 148 |
| system.cpu.l2cache.overall_mshr_misses::total 511 |
| system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5951000 |
| system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5951000 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 25781000 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 25781000 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5355000 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 5355000 |
| system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 25781000 |
| system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11306000 |
| system.cpu.l2cache.demand_mshr_miss_latency::total 37087000 |
| system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 25781000 |
| system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11306000 |
| system.cpu.l2cache.overall_mshr_miss_latency::total 37087000 |
| system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.994521 |
| system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.994521 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 |
| system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.994521 |
| system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.demand_mshr_miss_rate::total 0.996101 |
| system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.994521 |
| system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 |
| system.cpu.l2cache.overall_mshr_miss_rate::total 0.996101 |
| system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71698.795181 |
| system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71698.795181 |
| system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71022.038567 |
| system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71022.038567 |
| system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82384.615385 |
| system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82384.615385 |
| system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71022.038567 |
| system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 76391.891892 |
| system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72577.299413 |
| system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71022.038567 |
| system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 76391.891892 |
| system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72577.299413 |
| system.cpu.toL2Bus.snoop_filter.tot_requests 513 |
| system.cpu.toL2Bus.snoop_filter.hit_single_requests 2 |
| system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 |
| system.cpu.toL2Bus.snoop_filter.tot_snoops 0 |
| system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 |
| system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 |
| system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.cpu.toL2Bus.trans_dist::ReadResp 428 |
| system.cpu.toL2Bus.trans_dist::ReadExReq 83 |
| system.cpu.toL2Bus.trans_dist::ReadExResp 83 |
| system.cpu.toL2Bus.trans_dist::ReadCleanReq 365 |
| system.cpu.toL2Bus.trans_dist::ReadSharedReq 65 |
| system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 730 |
| system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 294 |
| system.cpu.toL2Bus.pkt_count::total 1024 |
| system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 23360 |
| system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 |
| system.cpu.toL2Bus.pkt_size::total 32704 |
| system.cpu.toL2Bus.snoops 0 |
| system.cpu.toL2Bus.snoopTraffic 0 |
| system.cpu.toL2Bus.snoop_fanout::samples 513 |
| system.cpu.toL2Bus.snoop_fanout::mean 0.003899 |
| system.cpu.toL2Bus.snoop_fanout::stdev 0.062378 |
| system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% |
| system.cpu.toL2Bus.snoop_fanout::0 511 99.61% 99.61% |
| system.cpu.toL2Bus.snoop_fanout::1 2 0.39% 100.00% |
| system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% |
| system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% |
| system.cpu.toL2Bus.snoop_fanout::min_value 0 |
| system.cpu.toL2Bus.snoop_fanout::max_value 1 |
| system.cpu.toL2Bus.snoop_fanout::total 513 |
| system.cpu.toL2Bus.reqLayer0.occupancy 256500 |
| system.cpu.toL2Bus.reqLayer0.utilization 0.9 |
| system.cpu.toL2Bus.respLayer0.occupancy 547500 |
| system.cpu.toL2Bus.respLayer0.utilization 1.8 |
| system.cpu.toL2Bus.respLayer1.occupancy 219000 |
| system.cpu.toL2Bus.respLayer1.utilization 0.7 |
| system.membus.snoop_filter.tot_requests 511 |
| system.membus.snoop_filter.hit_single_requests 0 |
| system.membus.snoop_filter.hit_multi_requests 0 |
| system.membus.snoop_filter.tot_snoops 0 |
| system.membus.snoop_filter.hit_single_snoops 0 |
| system.membus.snoop_filter.hit_multi_snoops 0 |
| system.membus.pwrStateResidencyTicks::UNDEFINED 29673500 |
| system.membus.trans_dist::ReadResp 426 |
| system.membus.trans_dist::ReadExReq 83 |
| system.membus.trans_dist::ReadExResp 83 |
| system.membus.trans_dist::ReadSharedReq 428 |
| system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1020 |
| system.membus.pkt_count::total 1020 |
| system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 32576 |
| system.membus.pkt_size::total 32576 |
| system.membus.snoops 0 |
| system.membus.snoopTraffic 0 |
| system.membus.snoop_fanout::samples 511 |
| system.membus.snoop_fanout::mean 0 |
| system.membus.snoop_fanout::stdev 0 |
| system.membus.snoop_fanout::underflows 0 0.00% 0.00% |
| system.membus.snoop_fanout::0 511 100.00% 100.00% |
| system.membus.snoop_fanout::1 0 0.00% 100.00% |
| system.membus.snoop_fanout::overflows 0 0.00% 100.00% |
| system.membus.snoop_fanout::min_value 0 |
| system.membus.snoop_fanout::max_value 0 |
| system.membus.snoop_fanout::total 511 |
| system.membus.reqLayer0.occupancy 623500 |
| system.membus.reqLayer0.utilization 2.1 |
| system.membus.respLayer1.occupancy 2697250 |
| system.membus.respLayer1.utilization 9.1 |
| |
| ---------- End Simulation Statistics ---------- |
