Sign in
gem5
/
amd
/
gem5
/
refs/heads/master
/
.
/
build_opts
/
ARM
blob: c47307816e4b7750df6a9ca265b2656737cd6637 [
file
] [
log
] [
blame
] [
edit
]
TARGET_ISA
=
'arm'
CPU_MODELS
=
'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,MinorCPU'
PROTOCOL
=
'MOESI_CMP_directory'