Sign in
gem5
/
amd
/
gem5
/
refs/heads/master
/
.
/
build_opts
/
SPARC
blob: 63ec7cbaff1724e2bf62ff0c9bda63a2eb934d7f [
file
] [
log
] [
blame
] [
edit
]
TARGET_ISA
=
'sparc'
CPU_MODELS
=
'AtomicSimpleCPU,TimingSimpleCPU,O3CPU'
PROTOCOL
=
'MI_example'