mem-ruby: Remove assertion with incorrect assumption

Current code assumes that only one cacheline would either be in
RW. This is not true for GPU protocols, and may not be true
for some CPU-only protocols with state violations.

Change-Id: I70db4fbb4e80663551e8635307bb937a4db8dc63
Reviewed-by: Jason Lowe-Power <>
Reviewed-by: Anthony Gutierrez <>
Reviewed-by: Nikos Nikoleris <>
Maintainer: Jason Lowe-Power <>
Tested-by: kokoro <>
1 file changed