Google Git
Sign in
gem5 / public / gem5 / HEAD
  1. 7976b56 mem-cache: Fix increasing replacement count by Daniel R. Carvalho · 2 days ago master
  2. 639b400 mem-cache: Remove blk_addr from Queue::trySatisfyFunctional by Daniel R. Carvalho · 10 weeks ago
  3. 2d84dc4 mem-cache: Add match functions to QueueEntry by Daniel R. Carvalho · 3 months ago
  4. d4cee4d mem: Add packet matching functions by Daniel R. Carvalho · 10 weeks ago
  5. 9f32d74 mem-cache: Move Target to QueueEntry by Daniel R. Carvalho · 3 months ago
  6. f699e91 mem-cache: Assert Entry inherits from QueueEntry in Queue by Daniel R. Carvalho · 3 months ago
  7. 5fabb99 mem: Make DRAMCtrl::decodeAddr const by Daniel R. Carvalho · 10 weeks ago
  8. 22abf79 mem: Allow packet to provide its own addr range by Daniel R. Carvalho · 2 months ago
  9. 3d4e412 mem: missing override specifier by Andrea Mondelli · 4 days ago
  10. f9e833b mem: Teach SimpleMem to return a MemBackdoor when appropriate. by Gabe Black · 4 weeks ago
  11. 73e14fb mem: Maintain a back door into the AbstractMem's backing store. by Gabe Black · 4 weeks ago
  12. b2b9285 tests: Add tests for learning_gem5 configs by Rutuja Oza · 6 weeks ago
  13. 10f946c tests: Add protocol as an option to SconsFixture by Jason Lowe-Power · 2 weeks ago
  14. 6b81e08 tests: add riscv to cpu tests by Hoa Nguyen · 7 weeks ago
  15. 04bc162 mem-cache: Fix RRPV for RRIP by Anis Peysieux · 11 days ago
  16. 740756e arch-arm: Enable PMSELR_EL0 read in PMU by Giacomo Travaglini · 11 days ago
  17. 680a689 mem: Plumb backdoor requests through the xbar classes. by Gabe Black · 4 weeks ago
  18. 729d994 systemc: Teach the TLM bridges how to use gem5's new backdoor mechanism. by Gabe Black · 4 weeks ago
  19. 64f415f mem: Add sendAtomicBackdoor/recvAtomicBackdoor port methods. by Gabe Black · 4 weeks ago
  20. a8d5dd1 mem-cache: Fix MSHR handling of cache clean requests by Nikos Nikoleris · 10 weeks ago
  21. daa9dcb cpu: O3 switchFreeList checking VecElems instead of FloatRegs by Giacomo Travaglini · 3 weeks ago
  22. 7f9c984 learning_gem5,configs: Update ruby_test by Jason Lowe-Power · 2 weeks ago
  23. c1e646d learning_gem5: Fix vector port panic in SimpleCache by Jason Lowe-Power · 2 weeks ago
  24. 36bce39 configs: Fix import path error in learning_gem5 part3 by Jason Lowe-Power · 2 weeks ago
  25. 6bcd13f configs: Add full path for learning_gem5 binaries by Jason Lowe-Power · 2 weeks ago
  26. ca687ea configs: Removed redudant exec-style import by Ryan Gambord · 13 days ago
  27. 2cf18a8 mem: Add a MemBackdoor type to track memory backdoors. by Gabe Black · 4 weeks ago
  28. d0f8765 cpu: Correctly account for executed instructions in simple cpus by Nikos Nikoleris · 7 weeks ago
  29. 271f2ae mem-cache: ambiguous use of abs function by Ryan Gambord · 2 weeks ago
  30. 529d0cd mem: Reverse order of write/read mem queue check by Jason Lowe-Power · 2 weeks ago
  31. 07eca72 tests: Add Jenkins presubmit and continuous test scripts by Jason Lowe-Power · 5 months ago
  32. c2c1a97 mem-cache: AMPM Prefetcher fails when restoring from a checkpoint by Javier Bueno · 3 weeks ago
  33. e13d6dc misc: Removed inconsistency in O3* debug msgs by Andrea Mondelli · 6 weeks ago
  34. 5084b90 arch-mips: added missing override specifier (o3) by Andrea Mondelli · 4 weeks ago
  35. 5caa451 mem-cache: Fix PIF prefetcher compilation error with NULL ISA by Javier Bueno · 3 weeks ago
  36. f662b8a mem-cache: ISB prefetcher was triggering an assertion by Javier Bueno · 3 weeks ago
  37. 06b305b mem-cache: Fix panic in Indirect Memory prefetcher by Javier Bueno · 3 weeks ago
  38. e7a1636 dev-arm: Make GICv3 maintenance interrupt an ArmInterrupt by Giacomo Travaglini · 9 weeks ago
  39. 4628d87 mem-cache: Proactive Instruction Fetch Implementation by Ivan Pizarro · 8 weeks ago
  40. 283e092 dev-arm: Correct cast of template parameter by Andrea Mondelli · 5 weeks ago
  41. 2a98a99 systemc: Templatize the gem5/TLM bridge SimObjects. by Gabe Black · 5 weeks ago
  42. b2efb72 systemc: Delete extra code from src/systemc/tlm_bridge. by Gabe Black · 6 weeks ago
  43. e65a89e systemc: Create unified gem5/TLM bridge SimObjects. by Gabe Black · 6 weeks ago
  44. 9a042da tlm: Initial import of tlm/gem5 bridge code. by Gabe Black · 8 weeks ago
  45. 87c4a97 systemc: Provide a utility Port TLM socket wrapper class. by Gabe Black · 6 weeks ago
  46. 1a27580 cpu: Added a probe to notify the address of retired instructions by Javier Bueno · 4 weeks ago
  47. cbaae54 mem-cache: Remove extra cache header from AMAP by Daniel R. Carvalho · 3 weeks ago
  48. a93fe3f arch-arm: Fix use of bitwise operators on booleans by Javier Setoain · 5 weeks ago
  49. 93ad0d4 arch-arm: Fix index generation for VecElem operands by Giacomo Travaglini · 4 weeks ago
  50. 631bfb6 dev-arm: Rename GIC maintenance interrupt from ppint to maint_int by Giacomo Travaglini · 9 weeks ago
  51. e8a6811 dev-arm: Fix GICv3 overflow for INTID > 256 by Giacomo Travaglini · 6 weeks ago
  52. e36839e dev-arm: Writing ICENABLER for non-SPIs is RAZ/WI (or RES0) by Giacomo Travaglini · 6 weeks ago
  53. 9059aaf config: Use the corresponding HPI Caches when using the HPI cpu by Javier Bueno · 3 weeks ago
  54. 78f1f4d cpu: Fixed the indirect branch predictor GHR handling by Pau Cabre · 7 weeks ago
  55. 4fc7dfb mem: Deleting this init() method was accidentally dropped during rebase. by Gabe Black · 4 weeks ago
  56. 599d2c9 mem: Clean up the xbars a little. by Gabe Black · 4 weeks ago
  57. fcc4c4f base: Make AddrRangeMap able to return non-const iterators. by Gabe Black · 4 weeks ago
  58. c67d89f configs: fix class reference in CacheConfigs by Javier Bueno · 4 weeks ago
  59. 61f0e7e dev-arm: Set/Unset dma coherent mode from python by Giacomo Travaglini · 8 weeks ago
  60. ca4c0a1 base,python: Fix to allow multiple --debug-ignore values. by Isaac Sánchez Barrera · 4 weeks ago
  61. 149c1fc configs: Remove default kernel value from system creation by Daniel R. Carvalho · 9 months ago
  62. 8e1a141 arch-arm: Add missing fall-through defaults by Javier Setoain · 5 weeks ago
  63. f838a33 arch-power: Rename program counter registers by Sandipan Das · 3 months ago
  64. 4847330 arch-power: Simplify doubleword operand types by Sandipan Das · 3 months ago
  65. 4effe34 misc: missing override specifier by Andrea Mondelli · 5 weeks ago
  66. 759795a sim-se: Fixed initialization array size by Tiago Muck · 8 months ago
  67. d94e5b5 base: Fix CircularQueue's operator-= when negative subtraction by Giacomo Travaglini · 4 weeks ago
  68. bbcbde7 base: Fix CircularQueue when diffing iterators by Giacomo Travaglini · 6 weeks ago
  69. 487ea06 dev-arm: ambiguous use of getPort() by Andrea Mondelli · 5 weeks ago
  70. 699ba19 tests: Add ignore for stdin not terminal by Jason Lowe-Power · 5 weeks ago
  71. 19eb23f tests: Use full path for DownloadedProgram by Jason Lowe-Power · 5 weeks ago
  72. ee0e0ff tests: Fix race condition in download fixture by Jason Lowe-Power · 5 weeks ago
  73. 76d9c83 ext,tests: Add back failing exceptions by Jason Lowe-Power · 5 weeks ago
  74. 4c28149 tests,ext: Add skip_cleanup implementation for TempdirFixture by Jason Lowe-Power · 5 weeks ago
  75. fced86b ext,tests: Make return code based on test results by Jason Lowe-Power · 5 weeks ago
  76. f871fd3 ext,test: Provide default terminal size by Jason Lowe-Power · 6 weeks ago
  77. 541d899 cpu-kvm: Added informative error message by Ryan Gambord · 4 weeks ago
  78. 81e34b3 mem-cache: Added the STeMS prefetcher by Javier Bueno · 6 weeks ago
  79. dee6fe7 systemc: Hook up gem5_getPort to the gem5 getPort mechanism. by Gabe Black · 6 weeks ago
  80. d3d2483 arch, cpu, dev, gpu, mem, sim, python: start using getPort. by Gabe Black · 6 weeks ago
  81. 378d9cc python: Switch to the new getPort mechanism to connect ports. by Gabe Black · 6 weeks ago
  82. 7f1458b mem: Move bind() and unbind() into the Port class. by Gabe Black · 6 weeks ago
  83. 8e89366 sim: Add a getPort function to SimObject. by Gabe Black · 6 weeks ago
  84. f870912 util: Build m5 with -no-pie flag by Ryan Gambord · 5 weeks ago
  85. 2da37b5 python: Change || to && for MessageBuffers in connectPorts. by Gabe Black · 6 weeks ago
  86. 7e38637 python: Improve how templated SimObject classes are handled. by Gabe Black · 5 weeks ago
  87. 2a28a4f scons: fix disable_partial logic for fast binary by Hoa Nguyen · 7 weeks ago
  88. eba0a50 util: changed shebang on gem5img.py to python2.7 by Ryan Gambord · 5 weeks ago
  89. 0996afe mem-cache: tautological comparison of byteOrder by Andrea Mondelli · 5 weeks ago
  90. fe3e808 configs: Use absolute import paths by Andreas Sandberg · 8 weeks ago
  91. 9e22a2a mem: Removed circular include ref by Ryan Gambord · 5 weeks ago
  92. b496d4a mem-cache: Added the Indirect Memory Prefetcher by Javier Bueno · 6 weeks ago
  93. 993c269 mem: Move the Port base class into sim. by Gabe Black · 6 weeks ago
  94. 6e8be00 dev: Make EtherInt inherit from Port. by Gabe Black · 6 weeks ago
  95. a73069c mem: Track the MemObject owner in MasterPort and SlavePort. by Gabe Black · 6 weeks ago
  96. b5046b2 python: Simplify connectPorts() around EtherObject/EtherDevice. by Gabe Black · 6 weeks ago
  97. b482cff dev: Make the EtherDevice class inherit EtherObject. by Gabe Black · 6 weeks ago
  98. f5ba0d6 dev: Turn EtherObject into an interface class. by Gabe Black · 6 weeks ago
  99. 94a00fb mem-cache: Fix write hit latency calculation order by Daniel · 5 weeks ago
  100. 7bd864c python: Teach cxxMethod how to set return_value_policy. by Gabe Black · 6 weeks ago